530UB545M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530UB545M000DGR

530UB545M000DGR: DescriptionCMOS/TTL Output Clock Oscillator, 545MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530UB545M000DGR Overview

CMOS/TTL Output Clock Oscillator, 545MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530UB545M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	545 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

High-end four-channel mixer

Two-phase three-phase zero-voltage switching circuit using KC08 integrated circuit

How to adjust the TDA1514A amplifier 02

Double-arm rectifier module single-phase full-wave rectifier circuit

Sensor OPA129 type ultra-low offset voltage isolation operational amplifier circuit

Variable gain differential amplifier circuit

Design of high-efficiency power supply for FPGA based on TPS6211X: [i=s]This post was last edited by qwqwqw2088 on 2014-5-21 08:47[/i] [align=left][font=Arial, 宋体, Verdana, sans-serif][size=3][color=#a0522d] With the development of ARM microprocessor technology and f...; qwqwqw2088 Analogue and Mixed Signal

Super cool artificial lightning! You can't deny it!: [img]http://www.ouravr.com/bbs/bbs_upload88916/files_8/ourdev_178620.jpg[/img] [img]http://www.ouravr.com/bbs/bbs_upload88916/files_8/ourdev_178621.jpg[/img] [img]http://www.ouravr.com/bbs/bbs_upload8...; songbo MCU

LPC810 ISP cannot be downloaded: A few days ago, I posted a post explaining how to download LPC810 using SWD (J-LINK) So I wrote a program to light up the LED. #include "lpc8xx.h" int main(){ LPC_SYSCON->SYSAHBCLKCTRL |= (1PINENABLE0...; fxyc87 NXP MCU

What is the general purpose timer frequency of the STM32F107?: In STM32F107, using TIM3 PWM mode, the pre-scaling number is 0, and the reload value is 3600. Logically, the maximum frequency of TIM3 is 36MHz, so the PWM frequency should be 10KHz. However, when usi...; heqingyun123456 stm32/stm8

Learning computer, civilian configuration: CPU: E2200 Motherboard: GIGABYTE GA-G31M (onboard X3100 graphics card, Intel G31 chipset) (Because GIGABYTE and ASUS are more expensive, you can use MSI, Onda and other G31 chipset motherboards instea...; lixiyuan999 Embedded System

Released a CY8CKIT-001 PSoC development kit: Now we have a set of CY8CKIT-001 PSoC development kit for sale. This kit integrates the learning and development of three series: PSoC 1, PSoC 3, and PSoC 5. It includes a mainboard, three MCU modules...; louyj Buy&Sell

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components