EEWORLDEEWORLDEEWORLD

Part Number

Search

531DC259M000DGR

Description
CMOS/TTL Output Clock Oscillator, 259MHz Nom, ROHS COMPLIANT, SMD, 6 PIN
Categoryoscillator   
File Size215KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

531DC259M000DGR Overview

CMOS/TTL Output Clock Oscillator, 259MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531DC259M000DGR Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
Reach Compliance Codeunknown
Other featuresTAPE AND REEL
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability7%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Nominal operating frequency259 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeCMOS/TTL
physical size7.0mm x 5.0mm x 1.85mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceNickel/Gold (Ni/Au)
Base Number Matches1
S i 5 3 0 / 5 31
R
EVISION
D
C
R Y S TA L
O
S C I L L A T O R
(XO)
(10 M H
Z T O
1.4 G H
Z
)
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.1 6/07
Copyright © 2007 by Silicon Laboratories
Si530/531
I debugged the board today and found an illegal connection
I debugged the board today and found that it could not be connected. The first thing I thought of was the power supply voltage (I had measured the voltage before soldering the DSP and it was correct)....
安_然 Microcontroller MCU
I have a question, how to boot 51 from the FFFD address of external flash?
I have a chip ip210w which consists of an 8051 core and a MAC. The chip manual has a sentence: CPU starts up and runs instructions at address 0xFFFD of external Flash. This sentence has depressed me f...
蝈蝈2010 Embedded System
Understanding Balun in one article (functional principle, performance parameters, basic types)
Overview A balun (balun, a combination of the first three letters of balanced (bal) and the two letters of unbalanced (un)) is a three-port device, or a broadband RF transmission line transformer that...
ohahaha RF/Wirelessly
The EXE generated after EVC4.0 compilation is executed on the target board with garbled characters
1. At first, the shared MFC library I used had an error. Later, I used the static MFC library, and there was no error. However, I have added the MFC component to the target board in PB. I don't know w...
binbinwb Embedded System
How to read circuit diagrams Recommended resources XVII. Quick start on reading wireless circuit diagrams (II)
[align=center][size=5]How to read circuit diagrams Recommended resources Seventeen, [color=rgb(0, 0, 0)][backcolor=rgb(237, 235, 235)][font=微软雅黑] Quick start guide to reading wireless circuit diagrams...
tiankai001 Download Centre
Program execution time problem
Ask a VC question (the application reads data through the PCI acquisition board). Will the application's WM_TIMER be blocked when the computer is just turned on (about 2 or 3 minutes after startup)? I...
wdaisni Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 974  2197  2301  1218  1490  20  45  47  25  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号