531RA1237M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531RA1237M00DG

531RA1237M00DG: DescriptionLVPECL Output Clock Oscillator, 1237MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531RA1237M00DG Overview

LVPECL Output Clock Oscillator, 1237MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RA1237M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1237 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Make LM1875 sound better

Nickel cadmium battery charging circuit diagram

LR745 application example circuit diagram

400Hz sine wave circuit using LED and op amp

Application of HL610A in three-phase frequency conversion speed regulation system

Frequency converter speed regulating circuit with three-speed setting operating box

Features and functions of PIC series microcontroller data memory (Part 2): 3 A/D conversion register Here is an extract of some instructions of the source program that I downloaded from the Internet, which uses the PIC16F877 microcontroller chip (with Flash memory) to comple...; rain Microchip MCU

Understanding of BJT charging scheme: The understanding and questions about this solution are as follows. I hope everyone can discuss and learn together! Thank you! 1. Regarding the role of the MOS tube, what do you think the MOS tube is ...; 你好协同 PCB Design

Brothers who have worked on 802.11 development, please support this.: My lab is trying to develop a mobile terminal that supports the 802.11 series. I don't know anything about this and would like to learn it first. Can anyone share the implementation code of the 802.11...; ljy771219 Embedded System

Please help, experts, how can WinCE6.0 load the contents of a .bin file of type NandImage located in the BinFS file system?: I am currently working on BinFS+Multi-bin, the purpose is to speed up the startup of WINCE6.0 and reduce memory usage. The core things are placed in XIPKERNEL.bin, which is RAMIMAGE, and other things ...; standby Embedded System

Lenovo was delisted!: Late last night, there was a thunderclap regarding Lenovo Group’s listing on the Science and Technology Innovation Board: the Shanghai Stock Exchange terminated the review of Lenovo Group’s listing on...; 欧阳熟 Talking

Asking for advice on how to learn uCOS-II: Dear seniors, I am new here. I want to develop a user graphical interface (GUI) using the STM32f103x microcontroller and the uCOS-II operating system. The current situation is that I am quite familiar...; kouyaofei Real-time operating system RTOS

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components