531SC1103M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531SC1103M00DG

531SC1103M00DG: DescriptionLVDS Output Clock Oscillator, 1103MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531SC1103M00DG Overview

LVDS Output Clock Oscillator, 1103MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531SC1103M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1103 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Mobile phone direct plug-in charger circuit

Unidirectional thyristor dimming light circuit triggered by unijunction transistor (2)

HT-1315 circuit

Baby wet music notification circuit

Digitally selectable active low-pass filter with knee frequency2

Methane gas CH4 concentration measurement circuit

Wince kernel update problem (eboot logo): System: wince 5.0 CPU Samsung 2450 Purpose: Users can update the boot screen. Method 1: Write bootlogo.bmp to a certain block of nand, and then read it with eboot. I haven't thought about this method ...; wuxiangyun Embedded System

AVR program to solve a simple function: void LS_595_DS1(uchar dat){char i;for(i=0;i8;i++){ _SH1=0; _DS1=dat0x01; dat=1; delay_ls(5); _SH1=1; } _SL1=0; delay_ls(5); _SL1=1;} void LS_595_DS2(uchar dat){char i;for(i=0;i8;i++){ _SH2=0; _DS2=dat...; 1098880928aa Microchip MCU

Analysis and Implementation of Chinese Character Input Method in Pocket PC.pdf: Analysis and Implementation of Chinese Character Input Method in Pocket PC.pdf...; yuandayuan6999 MCU

Import problem in Ubuntu: I just got started with Ubuntu and want to run a piece of code on Ubuntu. The problem shown in the picture appears, saying that the log cannot be imported. I don't know how to solve it. I have tried t...; 有容乃大 Linux and Android

Board-level power management solution: Distributed power architectures are often used to provide critical bus voltages to circuit boards and modules on networking and communications equipment. However, on circuit boards, the requirements f...; zbz0529 Power technology

Can P3_3 be assigned like this in this program?: for(c=0;c8;c++){ P3_2=0;P3_3=num0x80;num=1; P3_2=1;}This is the program to drive 8-bit digital tube with two 595 chipsThe program can be used, and there is a paragraph that is written as aboveShouldn'...; 50572209 51mcu

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components