531DC536M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531DC536M000DG

531DC536M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 536MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531DC536M000DG Overview

CMOS/TTL Output Clock Oscillator, 536MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531DC536M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	536 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

A very creative voice-activated light circuit diagram to prevent false triggering

Infrared anti-theft alarm circuit one a

Stable ultra-low frequency triangle wave-square wave oscillation circuit

Satellite TV receiver high frequency demodulation and power supply circuit

multi-channel alarm

Pyroelectric infrared controlled automatic light

Read and write PCI bus: How do I read and write peripherals on the PCI bus? What functions do I use? Can I just read the port like the CPU internal bus?...; wujiangong Embedded System

Are 2G and 3G going to be phased out? Why is 3G being phased out faster than 2G?: As we enter 2020, my country is accelerating the commercialization of 5G networks. With the rapid popularization of 4G, is it time for 2G and 3G networks to be phased out? What should be done with the...; tianwanghulian Industrial Control Electronics

A strange problem occurred in a piece of code I wrote.: As shown in the code, I use stp to capture the signal. After running for a while, it works normally, but a strange phenomenon occurs. When flag_se = 1'b1 and full_se = 1'b0, the if condition is met an...; 隔壁阿昊 FPGA/CPLD

IPC is not PC, industrial control is not manufacturing: When IBM withdrew from the PC business, many people were puzzled. Because IBM is a great company, its vision for the future of the company is beyond the reach of ordinary companies. Today, we have a d...; DSP16 Industrial Control Electronics

EEW's "most wasteful" MM record~~: Below is a live broadcast of the whole process of EEW's "most prodigal" MM~~ First, let's move our focus back to a year and a half ago: :PNext, let's take a look at "her" now::sexy:In the bear market ...; open82977352 Talking

I have been having trouble with "Error loading file! 0xd0003" when running VxWorks on VMware for a few days.: [Environment] PC, XP, Tornado2.2, VMWare, virtual floppy drive RamDiskNT, virtual network card is AMD's PC-NET, the latest driver is downloaded from AMD's website as required [Implementation] Strictly...; maxipeiz Real-time operating system RTOS

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components