531RA1012M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531RA1012M00DG

531RA1012M00DG: DescriptionLVPECL Output Clock Oscillator, 1012MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531RA1012M00DG Overview

LVPECL Output Clock Oscillator, 1012MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531RA1012M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1012 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Adjustable multivibrator circuit

Incandescent lamp dimming circuit using thyristor Part 3

Enlarge sensor circuit diagram

Automatic demonstration of light-off circuit for building corridor lights

875p computer motherboard circuit diagram_046

Computer motherboard circuit diagram 430TX_30

Ask for advice: What does the embedded mobile phone driver do?: http://campus.chinahr.com/2010/pages/mediatekbj/jobs.asp Check out this page. I am a mobile phone driver and system developer. What do I do? Confused......; shangyl Embedded System

have a look: Look, xiexie...; smps DSP and ARM Processors

High-Bandwidth, High-Amplitude Peak Detection Circuit: [i=s] This post was last edited by paulhyde on 2014-9-15 03:20 [/i] The transistor in the picture is used for timed discharge, and it is not necessary to solder in the circuit. I have another question...; 515164595 Electronics Design Contest

Fighting the “SMS Trap”: Recently, I was at home watching American blockbusters. Suddenly, I received a strange text message , "What are you busy with? Where are you now?" Although the number of the letter was a very strange ...; mdsfnsa RF/Wirelessly

Pay attention to the current status of charging pile interface technology: [i=s]This post was last edited by qwqwqw2088 on 2018-10-23 11:28[/i] [size=4]This article will introduce two national standard charging pile interfaces - AC charging pile interface and DC charging pil...; qwqwqw2088 Energy Infrastructure?

High-speed and large-buffer AD acquisition solution based on AT91RM9200+CPLD: Hengyi AT91RM9200+CPLD high-speed large cache AD acquisition solution Beijing Hengyi Embedded System Co., Ltd. 『Hengyi high-speed data acquisition product picture』 [IMG]http://www.mcuol.com/download/u...; hylgb Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components