This product has been retired and is not recommended for designs. For new and current designs,
S29AL008D supersedes Am29LV800D and is the factory-recommended migration path for this
device. Please refer to the S29AL008D data sheet for specifications and ordering information. Avail-
ability of this document is retained for reference and historical purposes only.
The following document contains information on Spansion memory products.
Continuity of Specifications
There is no change to this data sheet as a result of offering the device as a Spansion product. Any
changes that have been made are the result of normal data sheet improvement and are noted in the
document revision summary.
For More Information
Please contact your local sales office for additional information about Spansion memory solutions.
Publication Number
Am29LV800_00
Revision
A
Amendment
7
Issue Date
December 4, 2006
THIS PAGE LEFT INTENTIONALLY BLANK.
DATA SHEET
Am29LV800D
8 Megabit (1 M x 8-Bit/512 K x 16-Bit)
CMOS 3.0 Volt-only Boot Sector Flash Memory
This product has been retired and is not recommended for designs. For new and current designs, S29AL008D supersedes Am29LV800D and is the factory-recommended migration path
for this device. Please refer to the S29AL008D data sheet for specifications and ordering information. Availability of this document is retained for reference and historical purposes only.
DISTINCTIVE CHARACTERISTICS
■
Single power supply operation
— 2.7 to 3.6 volt read and write operations for
battery-powered applications
■
Manufactured on 0.23 µm process technology
— Compatible with 0.32 µm Am29LV800 device
■
High performance
— Access times as fast as 70 ns
■
Ultra low power consumption (typical values at
5 MHz)
— 200 nA Automatic Sleep mode current
— 200 nA standby mode current
— 7 mA read current
— 15 mA program/erase current
■
Flexible sector architecture
— One 16 Kbyte, two 8 Kbyte, one 32 Kbyte, and
fifteen 64 Kbyte sectors (byte mode)
— One 8 Kword, two 4 Kword, one 16 Kword, and
fifteen 32 Kword sectors (word mode)
— Supports full chip erase
— Sector Protection features:
A hardware method of locking a sector to
prevent any program or erase operations within
that sector
Sectors can be locked in-system or via
programming equipment
Temporary Sector Unprotect feature allows code
changes in previously locked sectors
■
Unlock Bypass Program Command
— Reduces overall programming time when
issuing multiple program command sequences
■
Top or bottom boot block configurations
available
■
Embedded Algorithms
— Embedded Erase algorithm automatically
preprograms and erases the entire chip or any
combination of designated sectors
— Embedded Program algorithm automatically
writes and verifies data at specified addresses
■
Minimum 1 million write cycle guarantee
per sector
■
20-year data retention at 125°C
— Reliable operation for the life of the system
■
Package option
— 48-ball FBGA
— 48-pin TSOP
— 44-pin SO
■
Compatibility with JEDEC standards
— Pinout and software compatible with
single-power supply Flash
— Superior inadvertent write protection
■
Data# Polling and toggle bits
— Provides a software method of detecting
program or erase operation completion
■
Ready/Busy# pin (RY/BY#)
— Provides a hardware method of detecting
program or erase cycle completion
■
Erase Suspend/Erase Resume
— Suspends an erase operation to read data from,
or program data to, a sector that is not being
erased, then resumes the erase operation
■
Hardware reset pin (RESET#)
— Hardware method to reset the device to reading
array data
This Data Sheet states AMD’s current technical specifications regarding the Products described herein. This Data
Sheet may be revised by subsequent versions or modifications due to changes in technical specifications.
Publication #
Am29LV800D_00
Revision:
A
Amendment:
7
Issue Date:
December 4, 2006
D A T A
S H E E T
GENERAL DESCRIPTION
The Am29LV800D is an 8 Mbit, 3.0 volt-only Flash
memory organized as 1,048,576 bytes or 524,288
words. The device is offered in 48-ball FBGA, 44-pin
SO, and 48-pin TSOP packages. For more informa-
tion, refer to publication number 21536. The
word-wide data (x16) appears on DQ15–DQ0; the
byte-wide (x8) data appears on DQ7–DQ0. This de-
vice requires only a single, 3.0 volt V
CC
supply to per-
form read, program, and erase operations. A standard
EPROM programmer can also be used to program and
erase the device.
This device is manufactured using AMD’s 0.23 µm pro-
cess technology, and offers all the features and bene-
fits of the Am29LV800B, which was manufactured
using 0.32 µm process technology.
The standard device offers access times of 70, 90, and
120 ns, allowing high speed microprocessors to oper-
ate without wait states. To eliminate bus contention the
device has separate chip enable (CE#), write enable
(WE#) and output enable (OE#) controls.
The device requires only a
single 3.0 volt power sup-
ply
for both read and write functions. Internally gener-
ated and regulated voltages are provided for the
program and erase operations.
The device is entirely command set compatible with
the
JEDEC single-power-supply Flash standard.
Commands are written to the command register using
standard microprocessor write timings. Register con-
tents serve as input to an internal state-machine that
controls the erase and programming circuitry. Write
cycles also internally latch addresses and data
needed for the programming and erase operations.
Reading data out of the device is similar to reading
from other Flash or EPROM devices.
Device programming occurs by executing the program
command sequence. This initiates the
Embedded
Program
algorithm—an internal algorithm that auto-
matically times the program pulse widths and verifies
proper cell margin. The
Unlock Bypass
mode facili-
tates faster programming times by requiring only two
write cycles to program data instead of four.
Device erasure occurs by executing the erase com-
mand sequence. This initiates the
Embedded Erase
algorithm—an internal algorithm that automatically
preprograms the array (if it is not already programmed)
before executing the erase operation. During erase,
the device automatically times the erase pulse widths
and verifies proper cell margin.
The host system can detect whether a program or
erase operation is complete by observing the RY/BY#
pin, or by reading the DQ7 (Data# Polling) and DQ6
(toggle)
status bits.
After a program or erase cycle
has been completed, the device is ready to read array
data or accept another command.
The
sector erase architecture
allows memory sec-
tors to be erased and reprogrammed without affecting
the data contents of other sectors. The device is fully
erased when shipped from the factory.
Hardware data protection
measures include a low
V
CC
detector that automatically inhibits write opera-
tions during power transitions. The
hardware sector
protection
feature disables both program and erase
operations in any combination of the sectors of mem-
ory. This can be achieved in-system or via program-
ming equipment.
The
Erase Suspend
feature enables the user to put
erase on hold for any period of time to read data from,
or program data to, any sector that is not selected for
erasure. True background erase can thus be achieved.
The
hardware RESET# pin
terminates any operation
in progress and resets the internal state machine to
reading array data. The RESET# pin may be tied to
the system reset circuitry. A system reset would thus
also reset the device, enabling the system micropro-
cessor to read the boot-up firmware from the Flash
memory.
The device offers two power-saving features. When
addresses have been stable for a specified amount of
time, the device enters the
automatic sleep mode.
The system can also place the device into the
standby mode.
Power consumption is greatly re-
duced in both these modes.
AMD’s Flash technology combines years of Flash
memory manufacturing experience to produce the
highest levels of quality, reliability and cost effective-
ness. The device electrically erases all bits within
a sector simultaneously via Fowler-Nordheim tunnel-
ing. The data is programmed using hot electron injec-
As the world continues to strive for higher-speed connections with low latency and high reliability, energy consumption in information and communication technology continues to soar. These market dema...
I was recently learning Linux and compiling some C++. I found that I couldn't copy the content in Windows to the virtual machine. It was very inconvenient. After consulting the information, the soluti...
Please help me look at this circuit diagram. At first, I used the MOS tube IRF7822 in the recommended design, and found that it was easy to break down. It turned out that the VDSS exceeded the specifi...
When I was learning 51, I read the compiled textbook at least 7 to 8 times. The book is full of information and the 51 textbooks are all similar. Comrades who have just learned 51 should read the 51 t...
[color=Red][b]How to use Java Pi4J to program the Raspberry Pi I/O port[/b][/color] : https://training.eeworld.com.cn/course/2093[b]Pi4J is a Java library specifically designed to control the Raspberr...
Such a data table material diameter number length Q235 10 1 15 Q235 10 2 21 . . . #45 5 1 15 #45 5 2 30 . . . I mainly read the length value in the database according to the material and diameter valu...
1. Introduction
The intelligent detector discussed in this paper is an integrated semiconductor photodetector. Compared with traditional semiconductor photosensitive devices, its most ...[Details]
Battery system architecture
For many years, nickel-cadmium batteries and later nickel-metal hydride battery technology have dominated the market. Lithium batteries have only entered ...[Details]
Nowadays, the phenomenon of using cloned taxis and trucks for operation is becoming more and more serious. The so-called cloned car is one or several unlicensed vehicles that are used to copy anoth...[Details]
Nowadays, video conferencing has become a situation where multiple manufacturers supply various high-definition products. The technology of high-definition products has greatly matured, the cost h...[Details]
Frequent dropped calls, "network busy" messages, and intermittent service are all potential symptoms of poor device interoperability. Often, these issues are caused by either insufficient validatio...[Details]
The ADSP-TS101-based high-speed signal processing system adopts an integrated system design. The hardware part introduces the design method of signal integrity analysis to design high-speed digital...[Details]
It is this chip that allows Lenovo to use non-Intel processors in its notebooks and other mobile products for the first time. Photo by our reporter Hu Xuebai
The newly launched I...[Details]
0 Introduction
With the application of computer technology and network technology and the popularization of intelligent buildings, it has become an urgent need to build an intelligent fire...[Details]
introduction
With the development of information technology, computer network technology represented by PC has developed to a higher stage, and the post-PC era with embedded intelligent de...[Details]
In the monitoring system, the transmission of video signals is a very important part of the whole system, and it is also a headache for many engineering companies. With the transparency of the pric...[Details]
1 Introduction
With the development of information industry and microelectronics technology, the functions of embedded systems are becoming more powerful and the structures are becoming mo...[Details]
Wet etching is the traditional process for removing sacrificial materials from MEMS devices. Point 35 Microstructures, headquartered in Scotland, launched a dry etching module and oxide release techno...[Details]
1 Introduction
With the continuous progress of modern power electronics technology and the development of information technology, inverter power supplies are increasingly widely used in ma...[Details]
With the progress of society, video surveillance is increasingly widely used in various fields. Video surveillance systems have also gone through three eras. Currently, the third-generation network...[Details]
FPGAs are increasingly becoming a core part of modern electronic systems. There are several possible reasons for this: FPGAs are low cost, readily available, and increasingly sophisticated, but mos...[Details]
RF/Wirelessly
京公网安备 11010802033920号
EEWORLD
