530AA1067M00DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 530AA1067M00DG

530AA1067M00DG: DescriptionLVPECL Output Clock Oscillator, 1067MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AA1067M00DG Overview

LVPECL Output Clock Oscillator, 1067MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AA1067M00DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1067 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Low light alarm circuit

Human body infrared control switch circuit

Gree brand DF168, DF168A heating and cooling air conditioning fan circuit diagram

Remote control battery switch circuit diagram

Infrared remote control receiving circuit

555 digitally controlled astable multivibrator

PCB Design - Why are the signals of the two identical DDRs different in the picture?: My question: As shown in the figure, two DDRs, Why is the DDR mark point ② on the right side Vref_DDR_DQ_1? Instead of Vref_DDR_CA_2 (or Vref_DDR_CA_1) like the DDR mark point ① on the left, Shouldn't...; 普拉卡图 PCB Design

Brother Aniu's series of stories: Marshal Tianpeng's blind date: It is said that Tang Monk and his five disciples went to the West to visit the Buddha and obtain the true scriptures. Zhu Bajie also completed his merits and was named the messenger of the altar. Seei...; jameswangsynnex Talking

I made an industrial-grade frequency meter with equal precision using AT89C51RC, and the cost was only a few dozen yuan.: Recently, I made an equal-precision frequency meter using AT89C51RC. The cost is only a few yuan. The frequency range is 1Hz---20MHz. The sensitivity is >40mVrms. Waveform: sine wave, square wave, tri...; caosc Embedded System

X-NUCLEO-IKS01A3 sensor driver transplantation based on NUCLEO-L011K4: [i=s]This post was last edited by sylar^z on 2019-7-24 18:22[/i]This porting of the X-NUCLEO-IKS01A3 sensor driver is based on the NUCLEO-L011K4 development board, using the official en.x-cube-mems1.z...; sylar^z ST Sensors & Low Power Wireless Technology Forum

【Design Tools】ISE official website information: ...; 鑫海宝贝 FPGA/CPLD

TI Power Design Tips 13: Welcome to Power Design Tips! With today's emphasis on more efficient, lower cost power solutions, we created this column to provide helpful tips on a variety of power management topics. This column i...; trevor Analogue and Mixed Signal

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components