531AA420M000BG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531AA420M000BG

531AA420M000BG: DescriptionLVPECL Output Clock Oscillator, 420MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531AA420M000BG Overview

LVPECL Output Clock Oscillator, 420MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531AA420M000BG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	420 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

XQB1 type protection box circuit b

Basic application intermittent conductive application circuit diagram of the MAX736 series

Lightning protection circuit

Oil level detection circuit

Nickel-cadmium battery automatic charger

Computer motherboard circuit diagram 440BX_06

Intermediate or senior electronic engineer, engaged in related work for 8 years; seeking employment: I have a bachelor's degree and I am 35 years old this year. I graduated from electronic information engineering and have been engaged in related automation-related electronic work for 8 years, and hav...; 电子人员 Recruitment

The logic and instructions of assembly language in single chip microcomputer: Logical AND instruction ANL A,Rn; A and the value in Rn are bitwise ANDed, and the result is sent to A. ANL A,direct; A and the value in direct are bitwise ANDed, and the result is sent to A. ANL A,@R...; rain MCU

Looking for a design solution for a CNC DC regulated power supply!!!: [i=s] This post was last edited by paulhyde on 2014-9-15 04:11 [/i] I am looking for a design plan for a digital controlled DC regulated power supply! ! ! I. Design Task Design a digital controlled po...; jiao976199292 Electronics Design Contest

PCB technology: PROTEL's metal slot method: [align=left][color=rgb(25, 25, 25)][font="]PROTEL's gold shu slot method: [/font][/color][/align][align=left][color=rgb(25, 25, 25)][font="]It is emphasized that the drawing method shown in Figure 3 b...; szjlcw PCB Design

STM32 write flash operation, experts please come in: I recently did a project with STM32F103.There is temperature calibration data that needs to be written to the flash.So I wrote a function to write multiple bytes to the flash.Please experts, see if th...; xiangbing stm32/stm8

Only the first five chapters: Thank you, OP? But there are only the first five chapters? Do you have chapters 6 to 15? If so, can you send them to me? Thank you. My email address is [email]zuowenjun333@126.com[/email]...; merry RF/Wirelessly

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components