530EA69M0000BGR datasheet, PDF

Datasheet> All Categories > oscillator> 530EA69M0000BGR

530EA69M0000BGR: DescriptionLVPECL Output Clock Oscillator, 69MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530EA69M0000BGR Overview

LVPECL Output Clock Oscillator, 69MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530EA69M0000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	69 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

TDA1516 two-channel power amplifier

Reed switch circuit

Zero-crossing detector circuit diagram B

GTR and its absorption loop

Reflective infrared detector circuit diagram

Transistor high-speed switching circuit

Has anyone used the at88sc series encryption chip?: Does anyone have the relevant driver code for this chip? I use I2C to read and write its MTZ area, but it's not right... Please help me, if you can provide useful information, I can open another threa...; ayangyzl Embedded System

An article that caused a sensation on the Peking University campus BBS: An article that caused a sensation on the Peking University campus BBS　　I grew up in Harbin in the northeast. Although I sang "Chop the devil's head with a big knife..." when I was young, listened to ...; fighting Talking

Design and Implementation of VGA Image Controller Based on CPLDFPGA: ...; 至芯科技FPGA大牛 FPGA/CPLD

Help: Dear experts in EDA/IC: I have a question here. When I do automatic PCB routing, other components will be routed automatically, but the lines around PIC16F 946 cannot be routed automatically (in DXP)....; jasento FPGA/CPLD

The x and y values of the touch screen change irregularly: Below is the voltage value of y on a 480*272 screen (distributed by screen area) 3380 (upper left) 3360 3200 3200 3150 (middle) 2700 3120 2900 2400 (lower right) What are the causes of this situation?...; xieyuanbin Embedded System

Help: English information about writing drivers: I encounter a lot of professional terms at work, such as latch means latch, bus means bus, but Kingsoft PowerWord can't find these meanings at all. Can anyone recommend a better electronic engineer di...; rtl84723 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components