530AB33M0000BGR datasheet, PDF

Datasheet> All Categories > oscillator> 530AB33M0000BGR

530AB33M0000BGR: DescriptionLVPECL Output Clock Oscillator, 33MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size268KB，15 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530AB33M0000BGR Overview

LVPECL Output Clock Oscillator, 33MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530AB33M0000BGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	33 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.0 7/06

Si530/531

Recommended Resources

15W×2 high quality stereo amplifier circuit with corrected preamplifier

Voice control and dimming dual-purpose lantern control circuit

Pulse signal shaping circuit

Generator that can produce both spike and sawtooth pulses

Protection current adjustable 15V regulated power supply circuit

Air compressor contactor welding protection circuit

FPGA Selection Strategy.pdf: FPGA Selection Strategy.pdf...; zxopenljx FPGA/CPLD

I'm a newbie and I'm asking for help from an expert. How do I fix a compilation error?: I am using WINCE6.0 +VS2005, VS2005 is installed on E drive, ce6.0 is installed on C drive, I used the system to generate OS Design, did not make any modifications, and compiled directly (Rebuild and ...; snailsnail Embedded System

How to connect esp8266 and pyboard using UART: I want to make a small thing to play with, but the esp8266 doesn't have enough pins. Whatever the pyboard sends to the esp8266, the esp8266 will send it back to me. How can I use uart to achieve this?...; litongxue MicroPython Open Source section

Linux kernel options CONFIG_HIGHMEM and HIGHPTE must be enabled to support 1G memory?: 这是都开启的情况.[0.000000] PID hash table entries: 4096 (order: 2, 16384 bytes) [0.000000] Dentry cache hash table entries: 131072 (order: 7, 524288 bytes) [0.000000] Inode-cache hash table entries: 65536 (o...; cl17726 Linux and Android

Experts teach CD4046 frequency doubling circuit problem: I am a newbie in hardware, and I am currently working on a frequency multiplication circuit, using cd4060, cd4046 and other 74 series chips to generate 1k~999KHz signals.Now I have used CD4060 to gene...; coney Analog electronics

ListControl control problem in EVC: I have set the control to report style and selected signal selection and Show selection Always. Why can't I select a row of data in the control after running it? Is there anything else I need to set?...; wgmdsf Embedded System

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components