530FB585M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530FB585M000DGR

530FB585M000DGR: DescriptionLVDS Output Clock Oscillator, 585MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530FB585M000DGR Overview

LVDS Output Clock Oscillator, 585MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530FB585M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
Reach Compliance Code	unknown
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	585 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	2.75 V
Minimum supply voltage	2.25 V
Nominal supply voltage	2.5 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

transistor voltage stabilizing circuit

Scanning neon light control circuit

Electrical schematic diagram of B2012A gantry planer (3)

SFH640 type 5.3KV high collective breakdown voltage optical coupling circuit

Buck regulator circuit diagram using MC34063 series

FM stereo transmitter circuit

tms320f28335: dsp28335 DC motor driver, realize phase change, speed regulation, waveform display, please help!!!...; 包子呀 DSP and ARM Processors

Baud rate problem of MSP430: I would like to ask, has anyone used MSP430F149 to set the baud rate to 38400, and the external crystal oscillator is 8M, how should it be set? Please help, thank you!...; 472283165 Microcontroller MCU

Want to talk to world-class experts? Come to EDI CON China: [font=微软雅黑][color=#000000][b]Conference: EDI CON China[/b][/color][/font] [font=微软雅黑][color=#000000][b]Time: April 1-3, 2019[/b][/color][/font] [font=微软雅黑][color=#000000][b]Venue: Beijing National Con...; EEWORLD社区 RF/Wirelessly

The robot made by Lingyang's film: Yesterday I went to the east district of the school to attend a lecture on 61 single-chip microcomputers given by a regional manager of Lingyang. During the lecture, two robots with voice recognition ...; 子诺如歌 Robotics Development

Quadcopter Design.zip (free download, no chip coins required): [i=s]This post was last edited by paulhyde on 2014-9-15 03:07[/i] Recently, everyone is preparing for a competition. I saw this information on the forum and many people took a look at it. However, the...; 一个小白 Electronics Design Contest

Why do we need to add 4.7K pull-up resistors to EMU0 and EMU1 of the JTAG port?: I always need to add 4.7K pull-up resistors to EMU0 and EMU1 of JTAG port. I have always used it this way, but I don't know why. Can any expert give me some advice? Thank you!...; dltskp Analogue and Mixed Signal

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components