EEWORLDEEWORLDEEWORLD

Part Number

Search

DM74S181N

Description
Arithmetic Logic Unit, S Series, 4-Bit, TTL, PDIP24, PLASTIC, DIP-24
Categorylogic   
File Size148KB,10 Pages
ManufacturerRochester Electronics
Websitehttps://www.rocelec.com/
Download Datasheet Parametric View All

DM74S181N Overview

Arithmetic Logic Unit, S Series, 4-Bit, TTL, PDIP24, PLASTIC, DIP-24

DM74S181N Parametric

Parameter NameAttribute value
MakerRochester Electronics
package instructionDIP,
Reach Compliance Codeunknown
Other featuresCAPABLE OF 16 LOGIC & ARITHMETIC OPERATIONS; INTERNAL CARRY AND HIGHER ORDER LOOKAHEAD
seriesS
JESD-30 codeR-PDIP-T24
length31.915 mm
Logic integrated circuit typeARITHMETIC LOGIC UNIT
Number of digits4
Number of functions1
Number of terminals24
Maximum operating temperature70 °C
Minimum operating temperature
Package body materialPLASTIC/EPOXY
encapsulated codeDIP
Package shapeRECTANGULAR
Package formIN-LINE
propagation delay (tpd)30 ns
Maximum seat height5.334 mm
Maximum supply voltage (Vsup)5.25 V
Minimum supply voltage (Vsup)4.75 V
Nominal supply voltage (Vsup)5 V
surface mountNO
technologyTTL
Temperature levelCOMMERCIAL
Terminal formTHROUGH-HOLE
Terminal pitch2.54 mm
Terminal locationDUAL
width15.24 mm
Base Number Matches1
DM74S181 Arithmetic Logic Unit Function Generators
February 1992
DM74S181
Arithmetic Logic Unit Function Generators
General Description
These arithmetic logic units (ALU) function generators per-
form 16 binary arithmetic operations on two 4-bit words as
shown in Tables 1 and 2 These operations are selected by
the four function-select lines (S0 S1 S2 S3) and include
addition subtraction decrement and straight transfer
When performing arithmetic manipulations the internal car-
ries must be enabled by applying a low-level voltage to the
mode control input (M) A full carry look-ahead scheme is
available in these devices for fast simultaneous carry gen-
eration by means of two cascade-outputs (P and G) for the
four bits in the package When used in conjunction with the
DM74S182 full carry look-ahead circuits high-speed arith-
metic operations can be performed The typical addition
times shown below illustrate how little time is required for
addition of longer words when full carry look-ahead is em-
ployed The method of cascading 182 circuits with these
ALU’s to provide multi-level full carry look-ahead is illustrat-
ed under typical applications data for the DM74S182
(Continued)
Features
Y
Y
Y
Arithmetic operating modes
Addition
Subtraction
Shift operand A one position
Magnitude comparison
Plus twelve other arithmetic operations
Logic function modes
EXCLUSIVE-OR
Comparator
AND NAND OR NOR
Plus ten other logic operations
Full look-ahead for high-speed operations on long
words
Connection Diagram
Dual-In-Line Package
Pin Designations
Designation
A3 A2 A1 A0
B3 B2 B1 B0
S3 S2 S1 S0
C
n
M
F3 F2 F1 F0
A
e
B
P
C
n
a
4
G
TL F 6473 – 1
Pin Nos
19 21 23 2
18 20 22 1
3 4 5 6
7
8
13 11 10 9
14
15
16
17
24
12
Function
Word A Inputs
Word B Inputs
Function-Select
Inputs
Inv Carry Input
Mode Control
Input
Function Outputs
Comparator Output
Carry Propagate
Output
Inv Carry Output
Carry Generate
Output
Supply Voltage
Ground
Order Number DM74S181N
See NS Package Number N24A
V
CC
GND
C
1995 National Semiconductor Corporation
TL F 6473
RRD-B30M105 Printed in U S A
Problems encountered when learning protues software
I just started learning protues software and encountered this problem. Can anyone help me solve it? Thank you!!! When I select the components option to select components, why does the following prompt...
易晋生 Embedded System
How do new employees face the new environment?
Xiao Feng, who has one year of work experience, recently changed jobs to another company. After completing the entry formalities, he immediately introduced himself to his colleagues. Faced with the pr...
ESD技术咨询 Talking about work
How to use DSP software waiting?
How to use software wait?DSP has a fast instruction cycle, so it is necessary to wait when accessing slow memory or peripherals. Waiting can be divided into hardware waiting and software waiting, and ...
Aguilera DSP and ARM Processors
How to pass member variables of a structure as parameters?
Assuming that structure a has been defined and its member variables are all integers, how can we implement the following function?fun (typedefvariable, int vlu ) {a-variable = vlu; }...
zhaojun_xf MCU
Common power supply and voltage regulator chip names (mostly from TI)
Just look at the following names and you'll probably know the approximate functions of these chips. Collect it [color=#000][font=宋体][size=12px]LM2930T-5.0 5.0V low dropout voltage regulator [/size][/f...
qwqwqw2088 Power technology
The ECC function of the socfpga board I made myself was successfully started! ! ! !
[i=s] This post was last edited by yupc123 on 2016-1-22 14:51 [/i] The ECC function of the socfpga board I made was successfully started. Let me share my experience with you :) The driver I wrote was ...
yupc123 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 278  1337  2526  1277  1713  6  27  51  26  35 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号