MHO+-R12FCDFREQ2 datasheet, PDF

MHO+-R12FCDFREQ2: DescriptionCMOS Output Clock Oscillator, 3MHz Min, 67MHz Max, DIP-4; Categoryoscillator; File Size59KB，1 Pages; ManufacturerMtronPTI; Websitehttp://www.mtronpti.com; Environmental Compliance

Download Datasheet Parametric View All

MHO+-R12FCDFREQ2 Overview

CMOS Output Clock Oscillator, 3MHz Min, 67MHz Max, DIP-4

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	MtronPTI
Reach Compliance Code	unknown
Is Samacsys	N
maximum descent time	10 ns
Frequency Adjustment - Mechanical	NO
frequency stability	500%
JESD-609 code	e1
Manufacturer's serial number	MHO+
Installation features	THROUGH HOLE MOUNT
Maximum operating frequency	67 MHz
Minimum operating frequency	3 MHz
Maximum operating temperature	70 °C
Minimum operating temperature
Oscillator type	CMOS
Output load	10 TTL, 50 PF
physical size	20.8mm x 13.2mm x 5.1mm
longest rise time	10 ns
Nominal supply voltage	5 V
surface mount	NO
maximum symmetry	45/55 %
Terminal surface	Tin/Silver/Copper (Sn/Ag/Cu)
Base Number Matches	1

MHO+ Series 5.0 Volt HCMOS/TTL

Compatible Oscillators

Available Symmetry

* Contact factory for availability.

See page 90 for gull wing

configuration.

Pin Connections

1. Symmetry is measured at 1.4 V with TTL load, and at 50% Vdd with HCMOS load.

2. TTL load - See load circuit diagram #1 on page 92. HCMOS load - See load circuit diagram #2 on page 92.

3. Rise/Fall times are measured between 0.5 V and 2.4 V with TTL load, and between 10% Vdd and 90% Vdd with HCMOS load.

How to display floating point data on LCD1602: The angle calculated by MPU6050 is a floating point data. How can I display it on the LCD? Please provide the specific source code~~Thank you!...; 韶华墨 MCU

Keil5 only successfully added .c files, but failed to add .h files. What should I do?: I need help. When I modified the program, I called a new function, so I added a new file. However, after adding, only the .c file was successfully added, and the .h file could not be added. Moreover, ...; zhuuu Integrated technical exchanges

Altera Reference Design-CORDIC Reference Design: IntroductionThe co-ordinate rotation digital computer (CORDIC) reference design implements the CORDIC algorithm, which converts cartesian to polar coordinates and vice versa and also allows vectors to...; xiaoxin1 FPGA/CPLD

[Xiao Meige SOPC Learning Notes] Altera SOPC Embedded System Design Tutorial: [i=s]This post was last edited by Xinhangxian Paotang on 2017-4-12 11:01[/i] [align=center][color=#000][size=15px][size=5][b]Altera SOPC Embedded System Design Tutorial[/b][b]Chapter 1 Overview[/b][/s...; 芯航线跑堂 FPGA/CPLD

EEWORLD University ---- MSP430 instruction system: MSP430 instruction system : https://training.eeworld.com.cn/course/349...; dongcuipin MCU

Design of HDB3 Codec Based on FPGA: 1 Encoder Design Since VHDL cannot handle negative levels and can only face the two states of "1" and "0", its output needs to be encoded, as shown in Table 1. The encoding is implemented by encoding ...; led123 FPGA/CPLD

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components