3D3220-.75 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 3D3220-.75

3D3220-.75: DescriptionMONOLITHIC 10-TAP FIXED DELAY LINE (SERIES 3D3220); Categorylogic logic; File Size125KB，4 Pages; ManufacturerData Delay Devices; Environmental Compliance

Download Datasheet Parametric View All

3D3220-.75 Overview

MONOLITHIC 10-TAP FIXED DELAY LINE (SERIES 3D3220)

3D3220-.75 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Data Delay Devices
Parts packaging code	DIP
package instruction	DIP-14
Contacts	14
Reach Compliance Code	compliant
Other features	INPUT TO FIRST TAP DELAY =7.5NS
series	3220
Input frequency maximum value (fmax)	166.7 MHz
JESD-30 code	R-PDIP-T14
length	19.305 mm
Logic integrated circuit type	SILICON DELAY LINE
Number of functions	1
Number of taps/steps	10
Number of terminals	14
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP14,.3
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	3.3 V
Maximum supply current (ICC)	5.5 mA
programmable delay line	NO
Prop。Delay @ Nom-Sup	6.75 ns
Certification status	Not Qualified
Maximum seat height	4.58 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	14.25 ns
width	7.62 mm
Base Number Matches	1

Preview

Download Datasheet

View All

3D3220

MONOLITHIC 10-TAP

FIXED DELAY LINE

(SERIES 3D3220)

FEATURES

•

PACKAGES

N/C

GND

VDD

O10

All-silicon, low-power CMOS technology

14 VDD

TTL/CMOS compatible inputs and outputs

N/C

13 O1

Vapor phase, IR and wave solderable

12 O3

Auto-insertable (DIP pkg.)

11 O5

Low ground bounce noise

Leading- and trailing-edge accuracy

10 O7

Delay range:

0.75ns through 7000ns

9 O9

Delay tolerance:

2% or 0.5ns

GND

8 O10

Temperature stability:

±2%

typical (-40C to 85C)

3D3220-xx DIP

Vdd stability:

±1%

typical (3.0V-3.6V)

3D3220G-xx Gull-Wing

Minimum input pulse width:

15% of total delay

14-pin Gull-Wing available as drop-in

For mechanical dimensions, click

here

replacement for hybrid delay lines

For package marking details, click

here

3D3220D-xx SOIC

N/C

GND

VDD

N/C

O10

3D3220S-xx SOL

FUNCTIONAL DESCRIPTION

The 3D3220 10-Tap Delay Line product family consists of fixed-delay

CMOS integrated circuits. Each package contains a single delay line,

tapped and buffered at 10 points spaced uniformly in time. Tap-to-tap

(incremental) delay values can range from 0.75ns through 700ns. The

input is reproduced at the outputs without inversion, shifted in time as

per the user-specified dash number. The 3D3220 is TTL- and CMOS-

compatible, capable of driving ten 74LS-type loads, and features both

rising- and falling-edge accuracy.

The all-CMOS 3D3220 integrated circuit has been designed as a

reliable, economic alternative to hybrid TTL fixed delay lines. It is

offered in a standard 14-pin auto-insertable DIP and space saving

surface mount 14-pin SOIC and 16-pin SOL packages.

PIN DESCRIPTIONS

O10

VDD

GND

Delay Line Input

Tap 1 Output (10%)

Tap 2 Output (20%)

Tap 3 Output (30%)

Tap 4 Output (40%)

Tap 5 Output (50%)

Tap 6 Output (60%)

Tap 7 Output (70%)

Tap 8 Output (80%)

Tap 9 Output (90%)

Tap 10 Output (100%)

+3.3 Volts

Ground

TABLE 1: PART NUMBER SPECIFICATIONS

DASH

NUMBER

-.75

-1

-1.5

-2

-2.5

-4

-5

-10

-20

-50

-100

-700

TOLERANCES

TOTAL

TAP-TAP

DELAY (ns)

6.75

0.5*

0.75

0.4

9.0

0.5*

1.0

0.5

13.5

0.5*

1.5

0.7

18.0

0.5*

2.0

0.8

22.5

0.5*

2.5

1.0

36.0

0.7*

4.0

1.3

50.0

1.0

5.0

1.5

100.0

2.0

10.0

2.0

200.0

4.0

20.0

4.0

500.0

50.0

1000

100

7000

140

700

140

Rec’d Max

Frequency

28.4 MHz

23.8 MHz

18.0 MHz

14.5 MHz

12.1 MHz

8.33 MHz

6.67 MHz

3.33 MHz

1.67 MHz

0.67 MHz

0.33 MHz

0.05 MHz

INPUT RESTRICTIONS

Absolute Max

Rec’d Min

Frequency

Pulse Width

166.7 MHz

17.6 ns

166.7 MHz

21.0 ns

166.7 MHz

27.8 ns

166.7 MHz

34.5 ns

125.0 MHz

41.2 ns

133.3 MHz

60.0 ns

66.7 MHz

75.0 ns

33.3 MHz

150 ns

16.7 MHz

300 ns

6.67 MHz

750 ns

3.33 MHz

1500 ns

0.48 MHz

10500 ns

Absolute Min

Pulse Width

3.00 ns

4.00 ns

6.00 ns

7.50 ns

15.0 ns

30.0 ns

75.0 ns

150 ns

1050 ns

2005

Data Delay Devices

* Total delay referenced to Tap1 output; Input-to-Tap1 = 7.5ns

1.0ns

NOTE: Any dash number between .75 and 700 not shown is also available as standard.

Doc #05001

12/22/05

DATA DELAY DEVICES, INC.

3 Mt. Prospect Ave. Clifton, NJ 07013

Recommended Resources

Passive bass and treble control circuit

LRC generation and test circuit

Infrared two-way intercom-receiver circuit diagram

Winning amusement machine

555 multifunctional refrigerator power socket circuit (1)

Receive decoding and display circuit

Evaluate the air purifiers around you and contribute to the health of more people! [Awards have been issued]: [font=微软雅黑][size=3]This morning I posted a discussion about [url=https://bbs.eeworld.com.cn/thread-509303-1-1.html]whether to buy an air purifier or a fresh air system[/url], and I was quite touched b...; eric_wang DIY/Open Source Hardware

The compile buttons of my modelsim and modelsim-altera are both gray: The compile buttons of my modelsim and modelsim-altera are both gray. Can any experts please tell me how to solve this problem? Thank you! I searched on Baidu, but it doesn't work....; chenbingjy FPGA/CPLD

Taxi Fare Meter Based on CPLD／FPGA: Abstract: This paper introduces the composition and working principle of the taxi meter system, and briefly describes the design concept and implementation process of the digital system using a single...; songbo FPGA/CPLD

Electrical control problems: 1. Use a self-resetting normally open button; 2. You can use any number of relays (ordinary relays). Requirements: Control a light bulb. Press the button once, the light turns on; press it again, the ...; huchuan987 MCU

Why are the components on the Siemens PS307 power supply so difficult to remove?: I would like to ask why the plug-in components on the Siemens PS307 power supply circuit board are so difficult to remove. I used a constant temperature soldering iron to remove them for a long time, ...; sunboy25 Power technology

Pingtou Ge RVB2601 Review: Introduction to OLED and LVGL Transplantation: 1. Introduction to OLED: Our screen uses a resolution of 128*64 , and the driver IC should be SSD1306 , which just supports 129*64 , but it is a monochrome screen and uses the spi interface.首先初始化io口：c...; xiyue521 Domestic Chip Exchange

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components