3D3225-1.5 datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > logic> logic> 3D3225-1.5

3D3225-1.5: DescriptionMONOLITHIC 5-TAP FIXED DELAY LINE (SERIES 3D3225); Categorylogic logic; File Size125KB，4 Pages; ManufacturerData Delay Devices; Environmental Compliance

Download Datasheet Parametric View All

3D3225-1.5 Overview

MONOLITHIC 5-TAP FIXED DELAY LINE (SERIES 3D3225)

3D3225-1.5 Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Data Delay Devices
Parts packaging code	DIP
package instruction	DIP,
Contacts	14
Reach Compliance Code	compli
Other features	INPUT TO FIRST TAP DELAY =7.5NS
series	3225
Input frequency maximum value (fmax)	166.7 MHz
JESD-30 code	R-PDIP-T14
length	19.305 mm
Logic integrated circuit type	ACTIVE DELAY LINE
Number of functions	1
Number of taps/steps	5
Number of terminals	14
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output polarity	TRUE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Package shape	RECTANGULAR
Package form	IN-LINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
programmable delay line	NO
Certification status	Not Qualified
Maximum seat height	4.58 mm
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	NO
technology	CMOS
Temperature level	INDUSTRIAL
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
Total delay nominal (td)	13.5 ns
width	7.62 mm

Preview

Download Datasheet

View All

3D3225

MONOLITHIC 5-TAP

FIXED DELAY LINE

(SERIES 3D3225)

FEATURES

•

All-silicon, low-power CMOS technology

TTL/CMOS compatible inputs and outputs

Vapor phase, IR and wave solderable

Auto-insertable (DIP pkg.)

Low ground bounce noise

Leading- and trailing-edge accuracy

Delay range:

0.75ns through 3500ns

Delay tolerance:

2% or 0.5ns

Temperature stability:

±2%

typical (-40C to 85C)

Vdd stability:

±1%

typical (3.0V-3.6V)

Minimum input pulse width:

30% of total delay

8-pin Gull-Wing available as drop-in

replacement for hybrid delay lines

GND

PACKAGES

VDD

GND

VDD

3D3225Z-xx SOIC-8

3D3225M-xx DIP-8

3D3225H-xx Gull-Wing

GND

VDD

3D3225-xx

3D3225G-xx

3D3225K-xx

3D3225S-xx SOL-16

DIP-14

Gull-Wing

Unused pins

removed

For mechanical dimensions, click

here

For package marking details, click

here

FUNCTIONAL DESCRIPTION

The 3D3225 5-Tap Delay Line product family consists of fixed-delay

CMOS integrated circuits. Each package contains a single delay line,

tapped and buffered at 5 points spaced uniformly in time. Tap-to-tap

(incremental) delay values can range from 0.75ns through 700ns. The

input is reproduced at the outputs without inversion, shifted in time as

per the user-specified dash number. The 3D3225 is TTL- and CMOS-

compatible, capable of driving ten 74LS-type loads, and features both

rising- and falling-edge accuracy.

PIN DESCRIPTIONS

VDD

GND

Delay Line Input

Tap 1 Output (20%)

Tap 2 Output (40%)

Tap 3 Output (60%)

Tap 4 Output (80%)

Tap 5 Output (100%)

+3.3 Volts

Ground

The all-CMOS 3D3225 integrated circuit has been designed as a reliable, economic alternative to hybrid

TTL fixed delay lines. It is offered in a standard 8-pin auto-insertable DIP and space saving surface mount

8-pin SOIC and 16-pin SOL packages.

TABLE 1: PART NUMBER SPECIFICATIONS

DASH

NUMBER

-.75

-1

-1.5

-2

-2.5

-4

-5

-10

-20

-50

-100

-200

-700

TOLERANCES

TOTAL

TAP-TAP

DELAY (ns)

3.0

0.5*

0.75

0.4

4.0

0.5*

1.0

0.5

6.0

0.5*

1.5

0.7

8.0

0.5*

2.0

0.8

10.0

0.5*

2.5

1.0

16.0

0.7*

4.0

1.3

25.0

1.0

5.0

1.5

50.0

1.0

10.0

2.0

100.0

2.0

20.0

4.0

250.0

5.0

50.0

500.0

100

1000

200

3500

700

140

Rec’d Max

Frequency

41.7 MHz

37.0 MHz

31.2 MHz

25.0 MHz

22.2 MHz

8.33 MHz

13.3 MHz

6.67 MHz

3.33 MHz

1.33 MHz

0.67 MHz

0.33 MHz

0.10 MHz

INPUT RESTRICTIONS

Absolute Max

Rec’d Min

Frequency

Pulse Width

166.7 MHz

12.0 ns

166.7 MHz

13.5 ns

166.7 MHz

16.0 ns

166.7 MHz

20.0 ns

125.0 MHz

22.5 ns

133.3 MHz

30.0 ns

66.7 MHz

37.5 ns

33.3 MHz

75.0 ns

16.7 MHz

150 ns

6.67 MHz

375 ns

3.33 MHz

750 ns

1.67 MHz

1500 ns

0.48 MHz

5250 ns

Absolute Min

Pulse Width

3.00 ns

4.00 ns

6.00 ns

7.50 ns

15.0 ns

30.0 ns

75.0 ns

150 ns

300 ns

1050 ns

2005

Data Delay Devices

* Total delay referenced to Tap1 output; Input-to-Tap1 = 7.5ns

1.0ns

NOTE: Any dash number between .75 and 700 not shown is also available as standard.

Doc #05003

12/22/05

DATA DELAY DEVICES, INC.

3 Mt. Prospect Ave. Clifton, NJ 07013

Recommended Resources

Some important knowledge about electromagnetic compatibility shielding design

Production of power carrier communication switch circuit based on 51 microcontroller

Several basic bias circuits for field effect transistors - voltage divider self-bias circuit

Capacitor filter - to ground

automatic volume controller

Bistable single-sided trigger circuit

Free USB dongle driver for WINCE platform, reward for cracking: Hi all, I have a USB dongle driver for WINCE platform developed by myself, which supports Feitian ROCKEY2. Is anyone interested in reviewing it? The driver and SDK are provided free of charge. If anyo...; 秋林 Embedded System

Example RIGOL switching power supply test: In recent years, the relationship between power electronic equipment and people's work and life has become increasingly close. Program-controlled switches, communications, electronic equipment, contro...; sunnyzeng1 Power technology

Today's Bid: Raspberry Pi 2: [size=4][color=#ff0000][b]Bidding dynamics: Changjianze 1 7200 core coins[/b][/color][/size] [hr][size=4] This activity is supported by [url=https://bbs.eeworld.com.cn/thread-511067-1-1.html]EEWORLD D...; okhxyyo Talking

[Transfer] Another wave of Linux command line network monitoring tools you may not know: Network monitoring tools are an important feature of any business, large or small. The goals of network monitoring can vary widely. For example, monitoring activities can be aimed at maintaining long-...; chenzhufly Linux and Android

How to simulate a hardware interrupt: How to simulate a hardware interrupt, such as a serial port interrupt, that is, to let the system receive the serial port interrupt without plugging in the serial port. It seems that softice has such ...; greatmp Embedded System

Multiple PROMs to configure FPGA: I just found out today that if the space of one PROM is not enough, you can use multiple PROMs to configure the FPGA. I will write down the steps roughly for sharing. Specific steps: 1: Prepare the PR...; unbj FPGA/CPLD

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components