EEWORLDEEWORLDEEWORLD

Part Number

Search

3D7225Z-.75

Description
MONOLITHIC 5-TAP FIXED DELAY LINE (SERIES 3D7225)
Categorylogic    logic   
File Size125KB,4 Pages
ManufacturerData Delay Devices
Download Datasheet Parametric View All

3D7225Z-.75 Overview

MONOLITHIC 5-TAP FIXED DELAY LINE (SERIES 3D7225)

3D7225Z-.75 Parametric

Parameter NameAttribute value
package instruction,
Reach Compliance Codecompli
Base Number Matches1
3D7225
MONOLITHIC 5-TAP
FIXED DELAY LINE
(SERIES 3D7225)
FEATURES
All-silicon, low-power CMOS technology
TTL/CMOS compatible inputs and outputs
Vapor phase, IR and wave solderable
Auto-insertable (DIP pkg.)
Low ground bounce noise
Leading- and trailing-edge accuracy
Delay range:
0.75ns through 3500ns
Delay tolerance:
2% or 0.5ns
Temperature stability:
±2%
typical (-40C to 85C)
Vdd stability:
±1%
typical (4.75V-5.25V)
Minimum input pulse width:
30% of total delay
8-pin Gull-Wing available as drop-in
replacement for hybrid delay lines
IN
O2
O4
GND
1
2
3
4
8
7
6
5
PACKAGES
VDD
O1
O3
O5
IN
NC
NC
O2
NC
O4
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
VDD
NC
O1
NC
O3
NC
O5
3D7225Z-xx SOIC-8
3D7225M-xx DIP-8
3D7225H-xx Gull-Wing
IN
NC
NC
O2
NC
O4
NC
GND
1
2
3
4
5
6
7
8
16
15
14
13
12
11
10
9
VDD
NC
NC
O1
NC
O3
NC
O5
3D7225-xx
3D7225G-xx
3D7225K-xx
3D7225S-xx SOL-16
DIP-14
Gull-Wing
Unused pins
removed
For mechanical dimensions, click
here
.
For package marking details, click
here
.
FUNCTIONAL DESCRIPTION
The 3D7225 5-Tap Delay Line product family consists of fixed-delay
CMOS integrated circuits. Each package contains a single delay line,
tapped and buffered at 5 points spaced uniformly in time. Tap-to-tap
(incremental) delay values can range from 0.75ns through 700ns. The
input is reproduced at the outputs without inversion, shifted in time as
per the user-specified dash number. The 3D7225 is TTL- and CMOS-
compatible, capable of driving ten 74LS-type loads, and features both
rising- and falling-edge accuracy.
PIN DESCRIPTIONS
IN
O1
O2
O3
O4
O5
VDD
GND
Delay Line Input
Tap 1 Output (20%)
Tap 2 Output (40%)
Tap 3 Output (60%)
Tap 4 Output (80%)
Tap 5 Output (100%)
+5 Volts
Ground
The all-CMOS 3D7225 integrated circuit has been designed as a reliable, economic alternative to hybrid
TTL fixed delay lines. It is offered in a standard 8-pin auto-insertable DIP and space saving surface mount
8-pin SOIC and 16-pin SOL packages.
TABLE 1: PART NUMBER SPECIFICATIONS
DASH
NUMBER
-.75
-1
-1.5
-2
-2.5
-4
-5
-10
-20
-50
-100
-200
-700
TOLERANCES
TOTAL
TAP-TAP
DELAY (ns)
DELAY (ns)
3.0
±
0.5*
0.75
±
0.4
4.0
±
0.5*
1.0
±
0.5
6.0
±
0.5*
1.5
±
0.7
8.0
±
0.5*
2.0
±
0.8
10.0
±
0.5*
2.5
±
1.0
16.0
±
0.7*
4.0
±
1.3
25.0
±
1.0
5.0
±
1.5
50.0
±
1.0
10.0
±
2.0
100.0
±
2.0
20.0
±
4.0
250.0
±
5.0
50.0
±
10
500.0
±
10
100
±
20
1000
±
20
200
±
40
3500
±
70
700
±
140
Rec’d Max
Frequency
41.7 MHz
37.0 MHz
31.2 MHz
25.0 MHz
22.2 MHz
8.33 MHz
13.3 MHz
6.67 MHz
3.33 MHz
1.33 MHz
0.67 MHz
0.33 MHz
0.10 MHz
INPUT RESTRICTIONS
Absolute Max
Rec’d Min
Frequency
Pulse Width
166.7 MHz
12.0 ns
166.7 MHz
13.5 ns
166.7 MHz
16.0 ns
166.7 MHz
20.0 ns
125.0 MHz
22.5 ns
133.3 MHz
30.0 ns
66.7 MHz
37.5 ns
33.3 MHz
75.0 ns
16.7 MHz
150 ns
6.67 MHz
375 ns
3.33 MHz
750 ns
1.67 MHz
1500 ns
0.48 MHz
5250 ns
Absolute Min
Pulse Width
3.00 ns
3.00 ns
3.00 ns
3.00 ns
4.00 ns
6.00 ns
7.50 ns
15.0 ns
30.0 ns
75.0 ns
150 ns
300 ns
1050 ns
2005
Data Delay Devices
* Total delay referenced to Tap1 output; Input-to-Tap1 = 5.0ns
±
1.0ns
NOTE: Any dash number between .75 and 700 not shown is also available as standard.
Doc #05002
4/15/05
DATA DELAY DEVICES, INC.
3 Mt. Prospect Ave. Clifton, NJ 07013
1
Some confusions when learning PCB design
I just started learning PCB. Although I have read a lot of books, I still find that I am confused. So I want to ask for your help. Thank you very much. The PCB design software AD6.9 is currently used....
zengjiangyi PCB Design
Huawei 3G module problem, USTS 00 00 01 c0 canceled, USTS 04 00 01 c0 stall pid
Problem description: I used Huawei's WCDMA 3G module and made a dial-up software. I found that there were problems with connection and disconnection. Sometimes I couldn't connect after a long time, an...
limingqi_1986 Embedded System
Apply for TI samples for free, post samples and win prizes!
[b][size=6][color=#ff0000][url=https://www.eeworld.com.cn/huodong/201407sample/]Apply for TI samples for free, share your samples and win gifts! [/url][/color][/size][/b] [p=18, null, left][color=rgb(...
EEWORLD社区 TI Technology Forum
Questions about homemade transformers
I have an old toroidal transformer core, with an outer diameter of 14CM, an inner diameter of 7CM, and a height of 5.5CM. I want to make a power supply for an amplifier with an output of more than 200...
lyg2353 Power technology
Getting Started with FPGA and PLD
PLD is the abbreviation of Programmable Logic Device, and FPGA is the abbreviation of Field Programmable Gate Array. The functions of the two are basically the same, but the implementation principles ...
settleinsh FPGA/CPLD
If the clamp meter (multimeter) does not measure but there are still numbers, is it a malfunction?
I would like to ask if the clamp meter (multimeter) is faulty if there are still numbers when it is not measuring? It keeps jumping back and forth, sometimes large and sometimes small....
Ablikim Integrated technical exchanges

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2072  2864  91  494  2660  42  58  2  10  54 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号