AM29BDD160GT2DPBK datasheet, PDF

Datasheet> All Categories > AM29BDD160GT2DPBK

AM29BDD160GT2DPBK: Description16 Megabit (1 M x 16-bit/512 K x 32-Bit), CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory; File Size1MB，79 Pages; ManufacturerAMD; Websitehttp://www.amd.com

Download Datasheet View All

AM29BDD160GT2DPBK Overview

16 Megabit (1 M x 16-bit/512 K x 32-Bit), CMOS 2.5 Volt-only Burst Mode, Dual Boot, Simultaneous Read/Write Flash Memory

Preview

Download Datasheet

View All

Am29BDD160G

Data Sheet

For new designs, S29CD016G supersedes Am29BDD160G and is the factory-recommended migration

path for this device. Please refer to the S29CD016G datasheet for specifications and ordering infor-

mation.

The following document contains information on Spansion memory products. Although the doc-ument

is marked with the name of the company that originally developed the specification, Spansion will

continue to offer these products to existing customers.

Continuity of Specifications

There is no change to this data sheet as a result of offering the device as a Spansion product. Any

changes that have been made are the result of normal data sheet improvement and are noted in the

document revision summary, where supported. Future routine revisions will occur when

appro-priate, and changes will be noted in a revision summary.

Continuity of Ordering Part Numbers

Spansion continues to support existing part numbers beginning with “Am” and “MBM”. To order these

products, please use only the Ordering Part Numbers listed in this document.

For More Information

Please contact your local sales office for additional information about Spansion memory solutions.

Publication Number

24960

Revision

Amendment

Issue Date

June 7, 2006

TABLE OF CONTENTS

Product

Selector

Guide

. . . . . . . . . . . . . . . . . . . . .

Block Diagram

. . . . . . . . . . . . . . . . . . . . . . . . . . . .

Block Diagram of

Simultaneous

Operation Circuit

. . . . . . . . . . . . .

Connection Diagram

. . . . . . . . . . . . . . . . . . . . . . . .

Special Package Handling Instructions .................................... 8

Pin Configuration

. . . . . . . . . . . . . . . . . . . . . . . . . .

Logic

Symbols . . . . . . . . . . . . . . . . . . . . . . . . . . .

x16 Mode .................................................................................. 9

x32 Mode .................................................................................. 9

Ordering Information

. . . . . . . . . . . . . . . . . . . . . .

Device Bus Operations

. . . . . . . . . . . . . . . . . . . . .

Table 1. Device Bus Operation .......................................................12

Dynamic Protection Bit (DYB) ............................................. 25

Table 11. Sector Protection Schemes ............................................ 26

VersatileI/O™ (V

) Control .................................................... 13

Requirements for Reading Array Data ................................... 13

Simultaneous Read/Write

Operations Overview and Restrictions ................................... 13

Overview ............................................................................. 13

Restrictions .......................................................................... 13

Table 2. Bank Assignment for Boot Bank

Sector Devices ................................................................................13

Persistent Sector Protection Mode Locking Bit ....................... 26

Password Protection Mode ..................................................... 26

Password and Password Mode Locking Bit ............................ 26

64-bit Password ................................................................... 27

Write Protect (WP#) ................................................................ 27

SecSi™ (Secured Silicon) Sector Protection .......................... 27

SecSi Sector Protection Bit ..................................................... 28

Persistent Protection Bit Lock ................................................. 28

Hardware Data Protection ...................................................... 28

Low V

Write Inhibit ........................................................... 28

Write Pulse “Glitch” Protection ............................................ 28

Logical Inhibit ....................................................................... 28

Power-Up Write Inhibit ......................................................... 28

and V

Power-up And Power-down Sequencing ......... 28

Table 12. Sector Addresses for Top Boot Sector Devices ............. 29

Table 13. Sector Addresses for Bottom Boot Sector Devices ........ 30

Table 14. CFI Query Identification String ....................................... 31

Table 15. CFI System Interface String ........................................... 31

Table 16. CFI Device Geometry Definition ..................................... 32

Table 17. CFI Primary Vendor-Specific Extended Query ............... 32

Simultaneous Read/Write Operations With Zero Latency ...... 13

Table 3. Top Boot Bank Select .......................................................14

Table 4. Bottom Boot Bank Select ..................................................14

Writing Commands/Command Sequences ............................ 14

Accelerated Program and Erase Operations ....................... 14

Autoselect Functions ........................................................... 14

Automatic Sleep Mode (ASM) ................................................ 14

RESET#: Hardware Reset Pin ............................................... 15

Output Disable Mode .............................................................. 15

Autoselect Mode ..................................................................... 15

Table 5. Am29BDD160 Autoselect Codes (High Voltage Method) .16

Command Definitions

. . . . . . . . . . . . . . . . . . . . . 34

Reading Array Data in Non-burst Mode .................................. 34

Reading Array Data in Burst Mode ......................................... 34

Read/Reset Command ........................................................... 34

Autoselect Command ............................................................. 35

Program Command Sequence ............................................... 35

Accelerated Program Command ............................................ 35

Unlock Bypass Command Sequence ..................................... 35

Figure 4. Program Operation ......................................................... 36

Asynchronous Read Operation (Non-Burst) ........................... 16

Figure 1. Asynchronous Read Operation........................................ 16

Synchronous (Burst) Read Operation .................................... 17

Linear Burst Read Operations ................................................ 17

Table 6. 16-Bit and 32-Bit Linear and Burst Data Order .................17

CE# Control in Linear Mode ................................................ 18

ADV# Control In Linear Mode .............................................. 18

RESET# Control in Linear Mode ......................................... 18

OE# Control in Linear Mode ................................................ 18

IND/WAIT# Operation in Linear Mode ................................. 18

Table 7. Valid Configuration Register Bit Definition for IND/WAIT# 20

Figure 2. End of Burst Indicator (IND/WAIT#) Timing for Linear 8-Word

Burst Operation............................................................................... 20

Unlock Bypass Entry Command .......................................... 36

Unlock Bypass Program Command .................................... 36

Unlock Bypass Chip Erase Command ................................ 36

Unlock Bypass CFI Command ............................................ 36

Unlock Bypass Reset Command ......................................... 37

Chip Erase Command ............................................................ 37

Sector Erase Command ......................................................... 37

Figure 5. Erase Operation.............................................................. 38

Sector Erase and Program Suspend Command .................... 38

Sector Erase and Program Suspend Operation Mechanics ... 38

Table 18. Allowed Operations During Erase/Program Suspend ... 38

Burst Access Timing Control ............................................... 21

Initial Burst Access Delay Control ....................................... 21

Table 8. Burst Initial Access Delay ..................................................21

Figure 3. Initial Burst Delay Control ................................................ 21

Configuration Register ............................................................ 22

Table 9. Configuration Register Definitions .....................................22

Table 10. Configuration Register After Device Reset .....................24

Initial Access Delay Configuration .......................................... 24

Sector

Protection

. . . . . . . . . . . . . . . . . . . . . . . .

Persistent Sector Protection ................................................... 24

Persistent Protection Bit (PPB) ............................................ 25

Persistent Protection Bit Lock (PPB Lock) .......................... 25

Sector Erase and Program Resume Command ..................... 39

Configuration Register Read Command ................................. 39

Configuration Register Write Command ................................. 39

Common Flash Interface (CFI) Command .............................. 39

SecSi Sector Entry Command ................................................ 41

Password Program Command ................................................ 41

Password Verify Command .................................................... 41

Password Protection Mode Locking Bit Program Command .. 42

Persistent Sector Protection Mode Locking Bit Program Com-

mand ....................................................................................... 42

SecSi Sector Protection Bit Program Command .................... 42

PPB Lock Bit Set Command ................................................... 42

DYB Write Command ............................................................. 42

Password Unlock Command .................................................. 42

PPB Program Command ........................................................ 43

June 7, 2006

Am29BDD160G

Recommended Resources

High voltage series switching power supply circuit

Negative voltage converter circuit diagram composed of LT1054

Exquisite automatic rice cooker 1

M58487AP (TV, audio equipment) 24-function infrared remote control receiving circuit

Adjustable sawtooth circuit

One-time filter based on RC circuit

What is the difference between Solder Mask and Paste Mask?: In PCB design, you need to draw pad files. For the two layers of Solder Mask Layers and Paste Mask layers, Many people don't quite understand this, so let me explain it briefly below.Solder mask: Sold...; szjlczhang PCB Design

Serial port sending and receiving indicator light circuit: I don't know why this circuit is so complicated. Please help me! 1. Why don't you use one diode each? Why use two? Isn't it a waste? 2. What is the capacitor in the middle for? 3. Can't I just connect...; yangxf1217 PCB Design

【New Year, New Plan】+Looking Forward to 2018: I hope to keep busy and go back to my hometown once a month......; PowerAnts Talking

EEWORLD Download Center's most popular resource rankings: [i=s]This post was last edited by tiankai001 on 2014-6-15 09:46[/i] [size=5] EEWORLD Download Center has been online for one and a half years. During this period, which resources are the most popular?...; tiankai001 Download Centre

ALLEGRO PCB Constraint Rules Issues: Q: I now have 3 groups of nets, a1/a2/a3, b1/b2/b3, c1/c2/c3. Now I need to use the default for various spacings between the same group. However, the various spacings between different groups require ...; inoint98 PCB Design

[Resistance Problem] TI experts released a solution to the resistance value in three-dimensional space? Check it out: [b]Problem: From A to B = 1[/b][size=4]Ω[/size][b],, red[color=red]R[/color]=? [/b] Author: TI expert Bruce Trump Translation: TI signal chain engineer Michael Huang (Huang Xiang) Have you seen the la...; qwqwqw2088 Analogue and Mixed Signal

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components