531MB1040M00DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531MB1040M00DGR

531MB1040M00DGR: DescriptionLVPECL Output Clock Oscillator, 1040MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531MB1040M00DGR Overview

LVPECL Output Clock Oscillator, 1040MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531MB1040M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1040 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Motor waterproof protection circuit

Application circuit schematic diagram

duty cycle modulator

Universal 10MHZ oscillator circuit diagram

Motor speed control H-type power expansion circuit

Home satellite TV and cable TV common cable transmission and remote control circuit

DH4～20mA analog serial port module and its application: DH4 ~ 20mA analog serial port module and its applicationLi Dehui, Ark Company, Institute of Semiconductors, Chinese Academy of SciencesAbstract: As a current telemetry technology standard, the two-wir...; 17003404 Test/Measurement

SDIO WiFi driver, please help me: I want to port the Marvel SD8686 driver to TI's WD7123. Does anyone have any ideas? I have already loaded the 8686 driver into the system, and the system can load the driver correctly after inserting ...; keiyi Embedded System

Easy Power Trial 2: Today I continued to try the Easy Power module and modified the LMZ12002TZ module. I replaced the resistor Rfbt. At first, I replaced it with a 3.3K resistor, and the output was only 2.5V. Later, I ch...; awarenessxie Analogue and Mixed Signal

Can SD cards be written in blocks smaller than 512 bytes at a time?: I can now write blocks of 512, but not smaller ones. For example, I can't write 16 bytes, but I can read 16 bytes without any problem.The SD card manual says that the SD card can set the read and writ...; bogedahan12 stm32/stm8

Ask Mr. Xia: Teacher Xia: Hello, first of all, thank you very much for answering our questions. I really appreciate it. There are too few people doing good deeds nowadays. It is a bit unrealistic for teachers to a...; swgwy1985 FPGA/CPLD

Implementing HIVE registry on SD card, screen goes blank: 1,02400" (0x0000400) 1,02400 (0x0000400) 0,000000 (0x00000400) 1,02400 (0x00000400) 0,000000 (0x00000400) 1,02400 (0x00000400) 0,000000 (0x000000400) 0,000000 (0x000000400) 1,02400 (0x00000400) 0,0000...; wanghai8521 Embedded System

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components