531WB517M000DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > oscillator> 531WB517M000DG

531WB517M000DG: DescriptionCMOS/TTL Output Clock Oscillator, 517MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531WB517M000DG Overview

CMOS/TTL Output Clock Oscillator, 517MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531WB517M000DG Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TRAY
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	20%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	517 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	CMOS/TTL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	1.89 V
Minimum supply voltage	1.71 V
Nominal supply voltage	1.8 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Automatic electronic road sign circuit

Universal timing controller circuit

C534J1 vertical lathe control circuit 04

Circuit diagram for measuring phase difference from 0 to 180

Nickel-cadmium battery automatic charger and discharger circuit

LM388 with gain of 20 and load grounded

The second batch of trial list of Qingke Wi-Fi development board!: After evaluation by Weixue engineers, the friends who have obtained trial qualifications are as follows: [url=https://home.eeworld.com.cn/space-uid-77328.html]ltbytyn[/url] [url=https://home.eeworld.c...; EEWORLD社区 RF/Wirelessly

The only way for electronic design is to go digital: It is a fact that the only way for electronic design is to go digital. On the road of digitalization, the development of electronic design technology in my country has experienced many major changes a...; songbo FPGA/CPLD

Why can't I enter the USART interrupt? I need help. I have been debugging for 2 weeks.: #include "includes.h"#define USART_REC_LEN 64 #define USART2_MAX_RECV_LEN 64u16 USART2_RX_STA;u16 USART2_RX_BUF[];[size=14px]#include "includes.h"[/size]ErrorStatus HSEStartUpStatus; void RCC_Configur...; PCB学徒 Embedded System

(cyclone4) Student Edition_v120 Digital Tube 2 [PWM adjustable display 0 to 100%]: , Lucida Grande, Arial, Helvetica, sans-serif][color=#444444]module seg([/color][/font] [font=Verdana, Lucida Grande, Arial, Helvetica, sans-serif][color=#444444] input clk,[/color][/font] [font=Verda...; Leo417love FPGA/CPLD

C language program example: ...; xiaoneiwan Programming Basics

Development under wince: Hello everyone, I just started to develop under wince recently, and I encountered some problems. I don't know how to solve them. I hope that all the experts can give me some advice. I would be gratefu...; dan123456 Embedded System

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components