BUS-61565-30K datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Microcontrollers and processors> BUS-61565-30K

BUS-61565-30K: DescriptionMicro Peripheral IC; CategoryMicrocontrollers and processors; File Size50KB，4 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BUS-61565-30K Overview

Micro Peripheral IC

BUS-61565-30K Parametric

Parameter Name	Attribute value
Maker	Data Device Corporation
package instruction	,
Reach Compliance Code	compliant
Is Samacsys	N
Base Number Matches	1

Preview

Download Datasheet

View All

BUS-61553

MIL-STD-1553 ADVANCED INTEGRATED

MUX (AIM ) HYBRID

ALSO

SEE

IDE

R’S GU

USE

DESCRIPTION

DDC’s

BUS-61553

Advanced

Integrated Mux (AIM) Hybrid is a

complete

MIL-STD-1553

Bus

Controller (BC), Remote Terminal

Unit (RTU), and Bus Monitor (MT)

device. Packaged in a single 78-pin

DIP package, the BUS-61553 con-

tains dual low-power transceivers,

complete BC/RT/MT protocol logic, a

MIL-STD-1553-to-host interface unit

and 8K x 16 RAM.

Using an industry standard dual

transceiver and standard status and

control signals, the BUS-61553 sim-

plifies system integration at both the

MIL-STD-1553 and host processor

interface levels.

All 1553 operations are controlled

through the CPU access to the

shared 8K x 16 RAM. To ensure

maximum design flexibility, memory

control lines are provided for attach-

ing external RAM to the BUS-61553

address and data buses and for dis-

abling internal memory; the total

combined memory space can be

expanded to 64K x 16. All 1553 trans-

fers are entirely memory-mapped;

thus the CPU interface requires

minimal hardware and/or software

support.

The BUS-61553 operates over the

full military -55°C to +125°C temper-

ature range. Available screened to

MIL-PRF-38534, the BUS-61553 is

ideal for demanding military and

industrial microprocessor-to-1553

interface applications.

FEATURES

• Fully Intergrated Terminal

Including:

–Dual Transceiver

–BC/RT/MT Protocol

–Memory Management Unit

–Processor lnterface Logic

–8K x 16 RAM

• CMOS and Bipolar Technologies

• Internal Interrupt Status and Time

Tag Registers

• High Reliability

• 883B Processing Available

BUS-25679

DATA

BUS A

TRANSCEIVER A

TX INH

CONTENTION

RESOLVER

INTERRUPT

GENERATOR

CLOCK IN

CHANNEL A

ENCODER/

DECODER

MEMORY

TIMING

CPU

TIMING

MSTRCLR

SELECT

STRBD

READYD

RD/WR

MEM/REG

EXTEN

EXTLD

INT

TRANSFORMER A

768

µs

TIME OUT

PROTOCOL

CONTROLLER

A15-A00

BUS-25679

DATA

BUS B

TX INH

TRANSCEIVER B

D15-D00

TRANSFORMER B

CHANNEL B

ENCODER/

DECODER

8K x 16

SHARED RAM

PARITY

CHECKER

RT ADDR

RTAD0

RTAD1

RTAD2

RTAD3

RTAD4

RTAD P

RTPARERR

RAM

FIGURE 1. BU-61553 BLOCK DIAGRAM

Recommended Resources

Cypress CYW20719 SoC supports Bluetooth mesh networking, did you know?

Gift lamp music box circuit

Constant current power supply circuit using operational amplifier

Brine pump circuit

875p computer motherboard circuit diagram_107

M4 USB is looking for a solution to the USB virtual serial port. The official routine requires a real serial port. Can the USB port be used to send and receive data?: [b]M4 USB asks for the official example of USB virtual serial port. It needs a real serial port. Can it be realized by only using the USB port to send and receive data? [/b][color=rgb(0, 0, 0)][font=H...; luoshengjin Microcontroller MCU

Why is there no statement to clear the timer interrupt flag in the TIMER0 interrupt routine of 28069?: It should need to be cleared manually, but I didn't see any relevant statements. I don't know why? [align=left][font=Times New Roman]interrupt void TINT0_ISR(void) // CPU-Timer 0[/font][/align][align=...; milan111 Microcontroller MCU

I received the MINI2440 development board from the group purchase, and I will send you some test pictures.: ...; practiceiqx Embedded System

Does the image in video memory need to be converted from RGB to BGR?: Does the image in video memory need to be converted from RGB to BGR?...; janeyqian Embedded System

Unboxing photos of the Chinese version of BeagleBone Black: See the pictures:The black sample box is just used to cover the delivery address, and has nothing to do with the BBB board.TI has always used this bubble wrapThe box is not big, it is more environment...; azhiking DSP and ARM Processors

Beijing is urgently hiring FPGA development engineers, DSP development engineers, and hardware design engineers (fresh graduates are also welcome!): [align=center][align=left][b][color=#0000ff]Recruitment position: FPGA development engineer (2 people) [/color][/b][/align][/align][align=left][font=微软雅黑][size=3]Job responsibilities: [/size][/font][/...; eric_wang Recruitment

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components