EEWORLDEEWORLDEEWORLD

Part Number

Search

IRKT105/04AS90PBF

Description
Silicon Controlled Rectifier, 164.85A I(T)RMS, 400V V(DRM), 400V V(RRM), 2 Element, TO-240AA, ADD-A-PAK-7
CategoryTrigger device   
File Size226KB,8 Pages
ManufacturerInternational Rectifier ( Infineon )
Websitehttp://www.irf.com/
Environmental Compliance  
Download Datasheet Parametric View All

IRKT105/04AS90PBF Overview

Silicon Controlled Rectifier, 164.85A I(T)RMS, 400V V(DRM), 400V V(RRM), 2 Element, TO-240AA, ADD-A-PAK-7

IRKT105/04AS90PBF Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerInternational Rectifier ( Infineon )
Parts packaging codeTO-240AA
package instructionFLANGE MOUNT, R-XUFM-X7
Contacts7
Manufacturer packaging codeADD-A-PAK
Reach Compliance Codecompliant
Is SamacsysN
Other featuresUL RECOGNIZED
Shell connectionISOLATED
ConfigurationSERIES CONNECTED, CENTER TAP, 2 ELEMENTS
Maximum DC gate trigger current150 mA
JEDEC-95 codeTO-240AA
JESD-30 codeR-XUFM-X7
Number of components2
Number of terminals7
Maximum operating temperature130 °C
Minimum operating temperature-40 °C
Package body materialUNSPECIFIED
Package shapeRECTANGULAR
Package formFLANGE MOUNT
Peak Reflow Temperature (Celsius)260
Certification statusNot Qualified
Maximum rms on-state current164.85 A
Off-state repetitive peak voltage400 V
Repeated peak reverse voltage400 V
surface mountNO
Terminal formUNSPECIFIED
Terminal locationUPPER
Maximum time at peak reflow temperature40
Trigger device typeSCR
Base Number Matches1
Bulletin I27133 rev. I 09/04
IRK.105 SERIES
THYRISTOR/ DIODE and
THYRISTOR/ THYRISTOR
Features
High Voltage
Industrial Standard Package
Thick Al metal die and double stick bonding
Thick copper baseplate
UL E78996 approved
3500V
RMS
isolating voltage
ADD-A-pak
TM
GEN V Power Modules
Benefits
Up to 1600V
Full compatible TO-240AA
High Surge capability
Easy Mounting on heatsink
Al
2
0
3
DBC insulator
Heatsink grounded
105 A
Mechanical Description
The Generation V of Add-A-pak module combine the
excellent thermal performance obtained by the usage of
Direct Bonded Copper substrate with superior
mechanical ruggedness, thanks to the insertion of a
solid Copper baseplate at the bottom side of the device.
The Cu baseplate allow an easier mounting on the
majority of heatsink with increased tolerance of surface
roughness and improve thermal spread.
The Generation V of AAP module is manufactured
without hard mold, eliminating in this way any possible
direct stress on the leads.
The electrical terminals are secured against axial pull-out:
they are fixed to the module housing via a click-stop
feature already tested and proved as reliable on other IR
modules.
Electrical Description
These modules are intended for general purpose high
voltage applications such as high voltage regulated power
supplies, lighting circuits, temperature and motor speed
control circuits, UPS and battery charger.
Major Ratings and Characteristics
Parameters
I
T(AV)
or I
F(AV)
@ 85°C
I
O(RMS)
(*)
I
TSM
@ 50Hz
I
FSM
@ 60Hz
I t
I
2
√t
V
RRM
range
T
STG
T
J
(*) As AC switch.
2
IRK.105
105
235
1785
1870
15.91
14.52
159.1
400 to 1600
- 40 to 150
- 40 to130
Units
A
A
A
A
KA
2
s
KA
2
s
KA
2
√s
V
o
o
@ 50Hz
@ 60Hz
C
C
www.irf.com
1
Power supply obstacles + MOSFET switching losses
One day, I was watching the EEWorld forum activity when a colleague suddenly popped up from behind and said, "Haha, the boss asked you to help take a look at my LED power supply. The efficiency is too...
tgxzer Power technology
protues error
After loading in protues, the operation shows 1. invalid internal memory size == NULL (internal memory mode) 2. Real time simulation failed to start. These two errors, please help me solve them....
asdfgh1 Embedded System
ARM for Beginners
:loveliness:...
159寒江雪 Microcontroller MCU
【Altera】SPI Problem in Nios II
I recently used an L3G4200 gyroscope to communicate with an FPGA using the SPI bus and referring to Altera's application notes "SPI CORE" and "Nios". Now I use the HAL API provided by Altera.The alt_a...
q3ccn FPGA/CPLD
【Perf-V Evaluation】+ Construction and basic use of development environment (1)
Pengfeng provides two development directions for users of Artix 7 FPGA development kit, one is to develop under Linux , and the other is to develop under Windows . For the former, you need to install ...
jinglixixi FPGA/CPLD
About rtems
Hello experts, who has the following two plugins? rtemscentre.javaxcomm and rtemscentre.mysqlconnectorjava...
151724 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 692  159  546  1784  1911  14  4  11  36  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号