BUS-61565-55W datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Microcontrollers and processors> BUS-61565-55W

BUS-61565-55W: DescriptionMicro Peripheral IC; CategoryMicrocontrollers and processors; File Size50KB，4 Pages; ManufacturerData Device Corporation

Download Datasheet Parametric View All

BUS-61565-55W Overview

Micro Peripheral IC

BUS-61565-55W Parametric

Parameter Name	Attribute value
Maker	Data Device Corporation
package instruction	,
Reach Compliance Code	compliant
Is Samacsys	N
Base Number Matches	1

Preview

Download Datasheet

View All

BUS-61553

MIL-STD-1553 ADVANCED INTEGRATED

MUX (AIM ) HYBRID

ALSO

SEE

IDE

R’S GU

USE

DESCRIPTION

DDC’s

BUS-61553

Advanced

Integrated Mux (AIM) Hybrid is a

complete

MIL-STD-1553

Bus

Controller (BC), Remote Terminal

Unit (RTU), and Bus Monitor (MT)

device. Packaged in a single 78-pin

DIP package, the BUS-61553 con-

tains dual low-power transceivers,

complete BC/RT/MT protocol logic, a

MIL-STD-1553-to-host interface unit

and 8K x 16 RAM.

Using an industry standard dual

transceiver and standard status and

control signals, the BUS-61553 sim-

plifies system integration at both the

MIL-STD-1553 and host processor

interface levels.

All 1553 operations are controlled

through the CPU access to the

shared 8K x 16 RAM. To ensure

maximum design flexibility, memory

control lines are provided for attach-

ing external RAM to the BUS-61553

address and data buses and for dis-

abling internal memory; the total

combined memory space can be

expanded to 64K x 16. All 1553 trans-

fers are entirely memory-mapped;

thus the CPU interface requires

minimal hardware and/or software

support.

The BUS-61553 operates over the

full military -55°C to +125°C temper-

ature range. Available screened to

MIL-PRF-38534, the BUS-61553 is

ideal for demanding military and

industrial microprocessor-to-1553

interface applications.

FEATURES

• Fully Intergrated Terminal

Including:

–Dual Transceiver

–BC/RT/MT Protocol

–Memory Management Unit

–Processor lnterface Logic

–8K x 16 RAM

• CMOS and Bipolar Technologies

• Internal Interrupt Status and Time

Tag Registers

• High Reliability

• 883B Processing Available

BUS-25679

DATA

BUS A

TRANSCEIVER A

TX INH

CONTENTION

RESOLVER

INTERRUPT

GENERATOR

CLOCK IN

CHANNEL A

ENCODER/

DECODER

MEMORY

TIMING

CPU

TIMING

MSTRCLR

SELECT

STRBD

READYD

RD/WR

MEM/REG

EXTEN

EXTLD

INT

TRANSFORMER A

768

µs

TIME OUT

PROTOCOL

CONTROLLER

A15-A00

BUS-25679

DATA

BUS B

TX INH

TRANSCEIVER B

D15-D00

TRANSFORMER B

CHANNEL B

ENCODER/

DECODER

8K x 16

SHARED RAM

PARITY

CHECKER

RT ADDR

RTAD0

RTAD1

RTAD2

RTAD3

RTAD4

RTAD P

RTPARERR

RAM

FIGURE 1. BU-61553 BLOCK DIAGRAM

Recommended Resources

Broadband Radiation Monitor Circuit Diagram

Simple telephone function test power supply diagram

Small transistorized light flasher

ROM parallel one-way transfer

Application of IR2110 in Buck converter

The most simplified version of usbasp, which cannot be simplified any further, supports s51: After I successfully made it, I deleted some unnecessary hardware. It is suitable for beginners like me to make it yourself. [img]http://www.ouravr.com/bbs/bbs_upload88916/files_8/armok01173268.jpg[/i...; songbo 51mcu

Share some good stuff with you, hehe: Some of them are divided into several parts. I would like to remind you that you must download all the parts before decompressing them, otherwise you will not be able to decompress them. Remember this...; 651076842 Linux and Android

About the initialization script file of DK LM3S9B96: Hi everyone, I want to put all the programs on SDRAM recently. So before IAR jlink downloads the programs to SDRAM, I need to initialize SDRAM first. Actually, it is to use an initialization mac scrip...; thecrazyboy Microcontroller MCU

The wince5.0 image I compiled myself cannot run on the board: The board I use is s3c2410, a product of Beijing Hengfeng Ruike, which provides a bsp package. I used pb5.0 to make a wince5.0 image file, with 0 errors and 451 warnings. However, after burning it int...; amsung_gs Embedded System

Please tell me how to output the cpld pulse.: First send a high level of 30ms, then send a pulse wave with a period of 15ms, the duty cycle is 2/3, assuming the clock is 1kHz. This has troubled me for a long time, I hope you can give me some advi...; 幸福两桶 FPGA/CPLD

pic development tools: Previously, I found a super small PIC development software on the Internet. It can be compiled and simulated, and the status of each port and register can be seen. Because it was deleted when the comp...; benraul Microchip MCU

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components