530MA1388M00DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530MA1388M00DGR

530MA1388M00DGR: DescriptionLVPECL Output Clock Oscillator, 1388MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MA1388M00DGR Overview

LVPECL Output Clock Oscillator, 1388MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MA1388M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	1388 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

"Three to seven" music color changing light circuit

Live and neutral automatic discriminator circuit

Exponential transformation circuit composed of 4302

Digital pulse width measurement circuit

Telephone converter circuit diagram

845ddr computer motherboard circuit diagram_10

LPC2378 pins cannot be set to high or low levels, no waveform: [b][color=#333333][backcolor=rgb(245, 245, 245)][font=Helvetica, Tahoma, Arial, sans-serif]1. Programming software KEIL4[/font][/backcolor][/color] [color=#333333][backcolor=rgb(245, 245, 245)][font=H...; _ForNow_ NXP MCU

How to configure the F28027 to connect to an external crystal oscillator?: How do I configure the F28027 to connect an external crystal of 5, 10 or 20M in the program? The program uses the internal crystal by default when it is powered on. If I connect an external crystal, d...; chenyh85 Microcontroller MCU

Zhou Ligong SmartCortex M3-1700 CD Data Download: [url]http://pan.baidu.com/share/link?shareid=530221&uk=3037379827[/url]...; qinkaiabc NXP MCU

Marvell 8688 WIFI SDIO: The problem is that it can search for the AP, but cannot associate with it. Every time the connection fails. After the OS is up, the debug port output is as follows: -OALIntrRequestSysIntr(irq = 21, s...; huibin Embedded System

[Repost] How to quickly distinguish common SMT patch components: [align=left][color=rgb(25, 25, 25)][font="]As SMT patch technology develops towards miniaturization and high efficiency, various commonly used components are getting smaller and smaller. Commonly used...; 皇华Ameya360 Power technology

MOS tube power supply problem: Schematic diagram:[backcolor=rgb(222, 240, 251)] Give PA4 high level, R15 left end high level, right end high level, VCC1 is low level Give PA4 low level, R15 left end low level, right end high level,...; chenbingjy stm32/stm8

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components