531NA1029M00DGR datasheet, PDF

Datasheet> All Categories > oscillator> 531NA1029M00DGR

531NA1029M00DGR: DescriptionLVDS Output Clock Oscillator, 1029MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

531NA1029M00DGR Overview

LVDS Output Clock Oscillator, 1029MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

531NA1029M00DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	50%
JESD-609 code	e4
Manufacturer's serial number	531
Installation features	SURFACE MOUNT
Nominal operating frequency	1029 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVDS
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

60W field effect tube power amplifier circuit

STK075 audio IC circuit diagram

MC34063 and transistor form a high current boost switching regulator

Timer using oscillator

Computer motherboard circuit diagram 810 3_22

Computer motherboard circuit diagram 815 2_28

About ADC single conversion STM32CubeMX settings: I want to sample an interrupt for a single conversion of STM32 ADC, input the data into the buffer, and then continue the second sampling, and so on. Is STM32CubeMX set up like this?...; QIHAO74 stm32/stm8

Renesas RFIC data: RFIC Application Note, 35 pages [ [File Name]:0677@52RD_060113_R2A60168_B6Eplus_application_note_rev0.0.pdf [ Format]:pdf [ [Size]:481K [...; tmily RF/Wirelessly

Chapter 1 FPGA Development Process: [b][size=5]FPGA Design Process Introduction[/size][/b] [color=#000][size=15px][flash=500,375]https://imgcache.qq.com/tencentvideo_v1/playerv3/TPout.swf?max_age=86400&v=20161117&vid=l0188qx6wme&auto=0[...; 芯航线跑堂 FPGA/CPLD

Hengyi AT91RM9200+CPLD high-speed large cache AD acquisition solution: Hengyi AT91RM9200+CPLD high-speed large cache AD acquisition solution Beijing Hengyi Embedded System Co., Ltd. 『Hengyi high-speed data acquisition product picture』 [IMG]http://www.mcuol.com/download/u...; hylgb Embedded System

If I set IO input interrupt to be enabled and change it to output, will it still be interrupted?: If you set the IO input interrupt to be enabled, and change the IO to output state but do not change other settings, will there be an interrupt when the IO output changes from high to low? Have you ev...; wangfuchong Microcontroller MCU

Bear Pie Huawei IoT operating system LiteOS bare metal driver transplantation 01-Explain driver transplantation using LED as an example: 1.LiteOS bare metal driver transplantation series As the saying goes, talk is fake without practice. In the previous series of LiteOS kernel tutorials, we talked about how to manage tasks in the kerne...; 小熊派开源社区 Programming Basics

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components