SIT8208AC-31-25S-65.000000Y datasheet, PDF

Datasheet> All Categories > Passive components> SIT8208AC-31-25S-65.000000Y

Preview

SIT8208AC-31-25S-65.000000Y: Description-20 TO 70C, 5032, 20PPM, 2.5V, 6; CategoryPassive components; File Size750KB，15 Pages; ManufacturerSiTime; Environmental Compliance

Download Datasheet View All

SIT8208AC-31-25S-65.000000Y Overview

-20 TO 70C, 5032, 20PPM, 2.5V, 6

Preview

Download Datasheet

View All

SiT8208

Ultra Performance Oscillator

The Smart Timing Choice

Features



Applications



Any frequency between 1 and 80 MHz accurate to 6 decimal places

100% pin-to-pin drop-in replacement to quartz-based oscillators

Ultra low phase jitter: 0.5 ps (12 kHz to 20 MHz)

Frequency stability as low as ±10 PPM

Industrial or extended commercial temperature range

LVCMOS/LVTTL compatible output

Standard 4-pin packages: 2.5 x 2.0, 3.2 x 2.5, 5.0 x 3.2,

7.0 x 5.0 mm x mm

Instant samples with

Time Machine II

and

field programmable

oscillators

Outstanding silicon reliability of 2 FIT or 500 million hour MTBF

Pb-free, RoHS and REACH compliant

Ultra short lead time

SATA, SAS, Ethernet, PCI Express, video, WiFi

Computing, storage, networking, telecom, industrial control

Electrical Characteristics

[1]

Parameter

Output Frequency Range

Frequency Stability

Symbol

F_stab

Min.

-10

-20

-25

-50

First year Aging

10-year Aging

Operating Temperature Range

T_use

F_aging

-1.5

-5

-20

-40

Supply Voltage

Vdd

1.71

2.25

2.52

2.97

Current Consumption

OE Disable Current

Idd

I_OD

–

Standby Current

I_std

–

Duty Cycle

Rise/Fall Time

Output Voltage High

Output Voltage Low

Input Voltage High

Input Voltage Low

Input Pull-up Impedance

Tr, Tf

VOH

VOL

VIH

VIL

Z_in

–

90%

–

70%

–

Typ.

–

1.8

2.5

2.8

3.3

–

1.2

–

100

–

Max.

+10

+20

+25

+50

+1.5

+70

+85

1.89

2.75

3.08

3.63

–

10%

–

30%

250

–

Unit

MHz

PPM

°C

A

Vdd

kΩ

MΩ

15 pF load, 10% - 90% Vdd

IOH = -6 mA, IOL = 6 mA, (Vdd = 3.3V, 2.8V, 2.5V)

IOH = -3 mA, IOL = 3 mA, (Vdd = 1.8V)

No load condition, f = 20 MHz, Vdd = 2.5V, 2.8V or 3.3V

No load condition, f = 20 MHz, Vdd = 1.8V

Vdd = 2.5V, 2.8V or 3.3V, OE = GND, output is Weakly Pulled

Down

Vdd = 1.8 V. OE = GND, output is Weakly Pulled Down

Vdd = 2.5V, 2.8V or 3.3V, ST = GND, output is Weakly Pulled

Down

Vdd = 1.8 V. ST = GND, output is Weakly Pulled Down

25°C

Extended Commercial

Industrial

Supply voltages between 2.5V and 3.3V can be supported.

Contact

SiTime

for additional information.

Inclusive of Initial tolerance at 25 °C, and variations over

operating temperature, rated power supply voltage and load

Condition

Frequency Range

Frequency Stability and Aging

Operating Temperature Range

Supply Voltage and Current Consumption

LVCMOS Output Characteristics

Input Characteristics

Pin 1, OE or ST

Pin 1, OE logic high or logic low, or ST logic high

Pin 1, ST logic low

Note:

1. All electrical specifications in the above table are specified with 15 pF output load and for all Vdd(s) unless otherwise stated.

SiTime Corporation

Rev. 1.02

990 Almanor Avenue

Sunnyvale, CA 94085

(408) 328-4400

www.sitime.com

Revised June 24, 2013

Recommended Resources

Regulated power supply overcurrent protection circuit 2

Pulse sequence detector circuit diagram

Fast charging circuit diagram for multi-cell nickel-cadmium batteries

Simple temperature control circuit diagram

Effective value - DC conversion circuit

Tape head and tail detector circuit

51 controlled stepper motor: #include"reg52.h" //#include"intrins.h" #define uchar unsigned char #define uint unsigned int bit front_move=1, back_move; sbit key1=P3^2; sbit key2=P3^3; sbit key3= P3^4; //uchar jzaj(void); //Single...; wangshujun Embedded System

Basic Considerations for Sensors in Powertrain Systems: [i=s]This post was last edited by qwqwqw2088 on 2020-5-21 11:52[/i]As we know, electrification is enabling major advances in the powertrain as we know it, whether it is improving the efficiency of the...; qwqwqw2088 Analogue and Mixed Signal

[FPGA design problem] Problem of continuous reading of RAM: I read the data in RAM continuously and formed a pipeline for calculation. However, I found that the data read from RAM is sometimes incorrect, and often the first data is wrong. Is there any stable d...; eeleader FPGA/CPLD

What is Re-enumerating Devices: I recently read an English document about USB testing, but I don't know what Re-enumerating Devices means....; e729 Embedded System

Have you ever bought or designed an e-book?: Is this thing useful?...; qfc Buy&Sell

Looking for a single chip with 16 channel ADC: The solution requires a 16-channel ADC, 8 bits is enough, sampling more than 20 times per second, the requirements are very low, mainly because there are many channels, I am almost exhausted looking f...; PowerAnts TI Technology Forum

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components