EEWORLDEEWORLDEEWORLD

Part Number

Search

591BD-CDG

Description
OSC PROG LVDS 3.3V 7PPM EN/DS
CategoryPassive components   
File Size416KB,16 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

591BD-CDG Overview

OSC PROG LVDS 3.3V 7PPM EN/DS

591BD-CDG Parametric

Parameter NameAttribute value
typeXO (Standard)
Programmable typeProgrammed by Digi-Key (please enter your desired frequency on the website order form)
Available frequency range215MHz ~ 524.999MHz
Functionenable/disable
outputLVDS
Voltage - Power3.3V
frequency stability±7ppm
Frequency stability (overall)±20ppm
Operating temperature-40°C ~ 85°C
spread spectrum bandwidth-
Current - Power (maximum)100mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
high0.071"(1.80mm)
S i 5 9 0 / 5 91
1 ps M
AX
J
I T T E R
C
RYSTAL
O
SC ILLA TOR
(XO)
(10 M H
Z TO
810 MH
Z
)
Features
Available with any-frequency output
frequencies from 10 to 810 MHz
3rd generation DSPLL
®
with superior
jitter performance: 1 ps max jitter
Better frequency stability than SAW-
based oscillators
Internal fundamental mode crystal
ensures high reliability
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry Standard 5x7 and
3.2x5 mm packages
Pb-free/RoHS-compliant
–40 to +85 ºC operating
temperature range
Si5602
Applications
Ordering Information:
See page 8.
SONET/SDH (OC-3/12/48)
Networking
SD/HD SDI/3G SDI video
Test and measurement
Storage
FPGA/ASIC clock generation
Description
The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry
to provide a low jitter clock at high frequencies. The Si590/591 supports any
frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique
crystal is required for each output frequency, the Si590/591 uses one fixed
crystal to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The
Si590/591 IC based XO is factory configurable for a wide variety of user
specifications including frequency, supply voltage, output format, and
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Pin Assignments:
See page 7.
(Top View)
NC
1
6
V
DD
OE
2
5
CLK–
GND
3
4
CLK+
Si590 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
NC
2
5
NC
V
DD
CLK– CLK+
GND
3
4
CLK
17 k
*
Any-rate
10–810 MHz
DSPLL
®
Clock
Synthesis
Si590 (CMOS)
OE
Fixed
Frequency
XO
OE
1
6
V
DD
NC
2
5
CLK–
17 k
*
GND
3
4
CLK+
GND
*Note: Output Enable High/Low Options Available – See Ordering Information
Si591 (LVDS/LVPECL/CML)
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si590/591
[I contribute to the XILINX Resource Center] XILINX University Program Application Guide
XLINX University Program Application Guide First, apply for an ID at XILINX, then log in and go to http://www.xilinx.com/univ/xup/ubroch/qform.htm to fill in the form...
wanghongyang FPGA/CPLD
About LVTTL3.3V and LVCMOS3.3V
There are two levels in FPGA/CPLD, LVTTL3.3V and LVCMOS3.3V. I don’t know what the specific difference between these two is? From the perspective of the high and low levels of the output ground, they ...
771235870 FPGA/CPLD
C program example for floating point to fixed point conversion
We use an example to illustrate the method of converting C programs from floating point to fixed point. This is a C language program that performs low-pass filtering on speech signals (0.3~3.4kHz). Th...
Jacktang DSP and ARM Processors
C6678 multi-core DSP development - connected domain marking of vlib application
Edge detection is the preparatory work for feature recognition. In fact, the typical image processing process needs to mark the connected domain before edge detection, obtain a certain figure on the i...
fish001 DSP and ARM Processors
Regarding the F28035 ADC issue.
I have the following questions about TI's SPRZ295J document (TMS320F2803x Piccolo MCU Silicon Errata):1. If SOC0~3 are configured as "simultaneous sampling", that is, SOC0 and SOC1 are a pair, and SOC...
dontium Microcontroller MCU
The following items should be noted in the design of TMS320F28335 system
The following points should be noted in the design: (1) The clock circuit uses an internal crystal oscillator. When configuring the circuit, it should be placed as close to the TMS320F28335 as possibl...
灞波儿奔 Microcontroller MCU

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1999  2270  1033  2751  2793  41  46  21  56  57 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号