570BCC000126DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 570BCC000126DG

570BCC000126DG: DescriptionANY, I2C PROGRAMMABLE XO; CategoryPassive components; File Size562KB，36 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

570BCC000126DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	570BCC000126DG	-	-	View	Buy Now

570BCC000126DG Overview

ANY, I2C PROGRAMMABLE XO

570BCC000126DG Parametric

Parameter Name	Attribute value
type	XO (Standard)
Function	Enable/Disable (Reprogrammable)
output	LVDS
Voltage - Power	2.97 V ~ 3.63 V
frequency stability	±7ppm
Absolute pulling range (APR)	-
Operating temperature	-40°C ~ 85°C
Current - Power (maximum)	108mA
grade	-
Installation type	surface mount
Package/casing	8-SMD, no leads
size/dimensions	0.276" long x 0.197" wide (7.00mm x 5.00mm)

Preview

Download Datasheet

View All

Si 5 7 0 / S i 5 7 1

10 MH

Features



1.4 G H

C P

ROGRAMMABLE

XO/VCXO

Any programmable output



frequencies from 10 to 945 MHz and

select frequencies to 1.4 GHz



C serial interface



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available LVPECL, CMOS,

LVDS, and CML outputs

Industry-standard 5x7 mm

package

Pb-free/RoHS-compliant



1.8, 2.5, or 3.3 V supply

Si5602

Applications



Ordering Information:



SONET/SDH

xDSL

10 GbE LAN/WAN

ATE

High performance

instrumentation



Low-jitter clock generation



Optical modules



Clock and data recovery

See page 31.

Pin Assignments:

See page 30.

(Top View)

SDA

Description

The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-

programmable to any output frequency from 10 to 945 MHz and select frequencies

to 1400 MHz with <1 ppb resolution. The device is programmed via an I

C serial

interface. Unlike traditional XO/VCXOs where a different crystal is required for

each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL

clock synthesis IC to provide any-frequency operation. This IC-based approach

allows the crystal resonator to provide exceptional frequency stability and

reliability. In addition, DSPLL clock synthesis provides superior supply noise

rejection, simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems.

CLK–

GND

SCL

CLK+

Functional Block Diagram

CLK-

CLK+

Si570

SDA

Fixed

Frequency

10-1400 MHz



DSPLL Clock

Synthesis

SDA

SCL

CLK–

Si571 only

ADC

GND

SCL

CLK+

GND

Si571

Si570/Si571

Rev. 1.6 6/18

Recommended Resources

LDC1000 working principle and circuit schematic diagram

Schematic diagram of multi-carrier frequency modulation

Coin-operated shooting game machine circuit

Sequential logic multi-ground control circuit

Household appliance protector circuit

Application circuit diagram of voltage comparator LM334 in power supply circuit

Green Tea Sharing ~ Career Rules: The first principle of career - never believe in anyone's promise unless it becomes a reality. The second principle of career - never show your trump card first, even if you have to, you should show i...; 绿茶 Talking about work

Problems with DAC voltage output based on MSP430 PWM modulation: Please help me analyze the function of this circuit. Actually, P1.3 and P2.3 are added with PWM signals to adjust the point-to-duty ratio, and a variable voltage of 0-90V can be obtained at pin12 and ...; woody13 Microcontroller MCU

USB Device Control: USB device + executable file on PC If the program is executed, the USB device is used normally If the program is closed, the USB device is not used normally. Please tell me how to solve it....; 666666 Embedded System

Regarding the use of THB6560.: dcy1 and dcy2 are the decay mode control terminals of 6560. How do I use them? The chip manual only gives slow decay and fast decay. What happens if the motor decays slowly? What happens if it decays ...; sgfacz MCU

Question: Risks of MOS tube switching circuit: [i=s]This post was last edited by chenzhouyu on 2021-10-25 19:17[/i]Hello everyone!I have a question:I recently encountered a problem with a watch. There is an original DEMO MOS switch circuit. When t...; chenzhouyu Analog electronics

Compilation error in CE6.0: I got the following error when compiling in CE6.0. How can I solve it? Error: Ran out of space in ROM for boot.hv size 10212 Fatal error hit, exiting... makeimg: FATAL ERROR: Command returned non-zero...; miko2007 Embedded System

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components