EEWORLDEEWORLDEEWORLD

Part Number

Search

570BCC000390DG

Description
ANY, I2C PROGRAMMABLE XO
CategoryPassive components   
File Size562KB,36 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

570BCC000390DG Online Shopping

Suppliers Part Number Price MOQ In stock  
570BCC000390DG - - View Buy Now

570BCC000390DG Overview

ANY, I2C PROGRAMMABLE XO

570BCC000390DG Parametric

Parameter NameAttribute value
typeXO (Standard)
FunctionEnable/Disable (Reprogrammable)
outputLVDS
Voltage - Power2.97 V ~ 3.63 V
frequency stability±7ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)108mA
grade-
Installation typesurface mount
Package/casing8-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Si 5 7 0 / S i 5 7 1
10 MH
Z
Features
TO
1.4 G H
Z
I
2
C P
ROGRAMMABLE
XO/VCXO
Any programmable output
frequencies from 10 to 945 MHz and
select frequencies to 1.4 GHz
I
2
C serial interface
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available LVPECL, CMOS,
LVDS, and CML outputs
Industry-standard 5x7 mm
package
Pb-free/RoHS-compliant
1.8, 2.5, or 3.3 V supply
Si5602
Applications
Ordering Information:
SONET/SDH
xDSL
10 GbE LAN/WAN
ATE
High performance
instrumentation
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 31.
Pin Assignments:
See page 30.
(Top View)
SDA
7
NC
1
6
V
DD
Description
The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-
programmable to any output frequency from 10 to 945 MHz and select frequencies
to 1400 MHz with <1 ppb resolution. The device is programmed via an I
2
C serial
interface. Unlike traditional XO/VCXOs where a different crystal is required for
each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL
clock synthesis IC to provide any-frequency operation. This IC-based approach
allows the crystal resonator to provide exceptional frequency stability and
reliability. In addition, DSPLL clock synthesis provides superior supply noise
rejection, simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems.
OE
2
5
CLK–
GND
3
8
SCL
4
CLK+
Functional Block Diagram
V
DD
CLK-
CLK+
Si570
SDA
7
OE
Fixed
Frequency
XO
10-1400 MHz
DSPLL Clock
Synthesis
V
C
1
6
V
DD
SDA
SCL
OE
2
5
CLK–
Si571 only
ADC
GND
3
8
SCL
4
CLK+
GND
V
C
Si571
Si570/Si571
Rev. 1.6 6/18
Copyright © 2018 by Silicon Laboratories
Somatosensory Gloves #5 Project Comprehensive Debugging
[i=s] This post was last edited by Beifang on 2017-9-22 13:09 [/i] 1. Added serial port output to the project, selected UART2, that is, P3_1 and P3_0 as serial output, and transmitted the collected po...
北方 DIY/Open Source Hardware
[GD32L233C-START Review] Part 3 PWM driving breathing light
The official lighting program is just a flowing light. Let's try something a little more complicated, a breathing light.The simple principle of the breathing light is to use PWM wave to drive the LED,...
yang_alex GD32 MCU
[Programming Language] C Language Programming Collection
[Programming Language] C Language Programming Collection continues to share C language learning resources with you. The following is an introduction to the content of the book. Chapter 1: Custom C Lan...
Benjoy Programming Basics
Urgent matter, little man, please come in
I am working on a car project, and I don't know much about PWM. Please give me a program that uses PWM to control the speed of the car. Thank you (I want to write it in assembly language). Netizens wh...
beibeisky521 MCU
How to connect the SDRAM to the FPGA? If I want to use SDRAM, do I need to write a control program?
FPGAs usually have SDRAM. How do I connect this SDRAM to the FPGA? Is it fixed or do I design the connection myself? If I want to use SDRAM, do I need to write a control program? Or can I use it after...
少121 FPGA/CPLD
Can any martial arts master explain the process of compiling Linux drivers?
Please take care of the thinking of a novice. Please explain it in a popular way. I don't understand the principle. I can't pass the makefile according to the book. I don't understand what to do... He...
berryfan Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1163  973  1561  2875  587  24  20  32  58  12 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号