570BCC001305DG datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Passive components> 570BCC001305DG

570BCC001305DG: DescriptionANY, I2C PROGRAMMABLE XO; CategoryPassive components; File Size562KB，36 Pages; ManufacturerSilicon Laboratories Inc

Download Datasheet Parametric View All

570BCC001305DG Online Shopping

Suppliers	Part Number	Price	MOQ	In stock
	570BCC001305DG	-	-	View	Buy Now

570BCC001305DG Overview

ANY, I2C PROGRAMMABLE XO

570BCC001305DG Parametric

Parameter Name	Attribute value
type	XO (Standard)
Function	Enable/Disable (Reprogrammable)
output	LVDS
Voltage - Power	2.97 V ~ 3.63 V
frequency stability	±7ppm
Absolute pulling range (APR)	-
Operating temperature	-40°C ~ 85°C
Current - Power (maximum)	108mA
grade	-
Installation type	surface mount
Package/casing	8-SMD, no leads
size/dimensions	0.276" long x 0.197" wide (7.00mm x 5.00mm)

Preview

Download Datasheet

View All

Si 5 7 0 / S i 5 7 1

10 MH

Features



1.4 G H

C P

ROGRAMMABLE

XO/VCXO

Any programmable output



frequencies from 10 to 945 MHz and

select frequencies to 1.4 GHz



C serial interface



3rd generation DSPLL

with superior



jitter performance



3x better frequency stability than



SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available LVPECL, CMOS,

LVDS, and CML outputs

Industry-standard 5x7 mm

package

Pb-free/RoHS-compliant



1.8, 2.5, or 3.3 V supply

Si5602

Applications



Ordering Information:



SONET/SDH

xDSL

10 GbE LAN/WAN

ATE

High performance

instrumentation



Low-jitter clock generation



Optical modules



Clock and data recovery

See page 31.

Pin Assignments:

See page 30.

(Top View)

SDA

Description

The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL

circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-

programmable to any output frequency from 10 to 945 MHz and select frequencies

to 1400 MHz with <1 ppb resolution. The device is programmed via an I

C serial

interface. Unlike traditional XO/VCXOs where a different crystal is required for

each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL

clock synthesis IC to provide any-frequency operation. This IC-based approach

allows the crystal resonator to provide exceptional frequency stability and

reliability. In addition, DSPLL clock synthesis provides superior supply noise

rejection, simplifying the task of generating low-jitter clocks in noisy environments

typically found in communication systems.

CLK–

GND

SCL

CLK+

Functional Block Diagram

CLK-

CLK+

Si570

SDA

Fixed

Frequency

10-1400 MHz



DSPLL Clock

Synthesis

SDA

SCL

CLK–

Si571 only

ADC

GND

SCL

CLK+

GND

Si571

Si570/Si571

Rev. 1.6 6/18

Recommended Resources

60 dB range for audio

Light controlled delay circuit (2)

Use LS7232 to make long-distance lead touch dimmer lamp

FM optical transmitter with a center frequency of 50kHz

carbon monoxide meter circuit

Stable single-button electronic switching circuit

Photos of the inside of a FLUKE oscilloscope to see if there is anything we can learn from it: [color=#0000ff]I took some photos of the inside of the FLUKE1 oscilloscope to see if there is anything I can learn from it[/color]...; disheng DIY/Open Source Hardware

What are the constraints of FPGA and ARM control timing?: module fpga_arm( input clk ,input arm_cs,arm_wr,input [2:0]arm_addr ,input [15:0]arm_data ,input rst ,output test_en) ;always @(posedge clk or negedge rst)beginif (rst)cnt_enelse if (!arm_cs && !arm_w...; eeleader FPGA/CPLD

How to implement the double press and long press recognition function of the microcontroller button?: I designed a 4-key keypad using C51 programming. I want the program to determine whether the key is double-clicked or long-pressed. In the double-click recognition part, I want to set the interval bet...; frankwz Embedded System

【Altera SoC Experience Tour】+ Compiling u-boot and kernel for ARM development on Lark: This part is quite boring and requires patience. If you make a mistake in entering a command, the result may be incorrect. Then follow the above article [Altera SoC Experience Tour] + Lark ARM develop...; zhaoyongke FPGA/CPLD

Transistor failure problem: Recently, I was debugging a circuit that uses a transistor (NPN) to achieve high and low level reversal. As shown in the figure, I found a strange failure problem: after a short period of operation, w...; 一叶知秋 Analog electronics

Definition of waveform overshoot on sampling resistor in constant current source application: The circuit diagram is shown in Figure 1, and Figure 2 is the waveform on the sampling resistor R detected by a differential probe. The problem is as follows: 1. Which of the following methods is used...; xiaxingxing Analog electronics

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components