EEWORLDEEWORLDEEWORLD

Part Number

Search

514CAC000306BAGR

Description
ANY FREQUENCY I2C PROGRAMMABLE X
CategoryPassive components   
File Size746KB,38 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

514CAC000306BAGR Online Shopping

Suppliers Part Number Price MOQ In stock  
514CAC000306BAGR - - View Buy Now

514CAC000306BAGR Overview

ANY FREQUENCY I2C PROGRAMMABLE X

514CAC000306BAGR Parametric

Parameter NameAttribute value
typeXO (Standard)
FunctionEnable/Disable (Reprogrammable)
outputCMOS
Voltage - Power2.97 V ~ 3.63 V
frequency stability±50ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)26mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.197" long x 0.126" wide (5.00mm x 3.20mm)
Si514
A
N Y
-F
REQUENCY
I
2
C P
R OG R A MM A B L E
X O ( 1 0 0 k H
Z
Features
TO
250 MH
Z
)
Programmable to any frequency
from 100 kHz to 250 MHz
0.026 ppb frequency tuning
resolution
Glitch suppression on OE, power
on and frequency transitions
Low jitter operation
2- to 4-week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO for power supply
noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Industry standard 5x7, 3.2x5, and
2.5x3.2 mm packages
–40 to 85
o
C operation
Si5602
5x7mm, 3.2x5mm
2.5x3.2mm
Ordering Information:
See page 28.
Applications
All-digital PLLs
DAC+ VCXO replacement
SONET/SDH/OTN
3G-SDI/HD-SDI/SDI
Pin Assignments:
See page 27.
Datacom
Industrial automation
FPGA/ASIC clock generation
FPGA synchronization
SDA
SCL
GND
1
2
3
6
5
4
V
DD
Description
The Si514 user-programmable I
2
C XO utilizes Silicon Laboratories' advanced PLL
technology to provide any frequency from 100 kHz to 250 MHz with programming
resolution of 0.026 parts per billion. The Si514 uses a single integrated crystal and
Silicon Labs’ proprietary DSPLL synthesizer to generate any frequency across this
range using simple I
2
C commands. Ultra-fine tuning resolution replaces DACs and
VCXOs with an all-digital PLL solution that improves performance where
synchronization is necessary or in free-running reference clock applications. This
solution provides superior supply noise rejection, simplifying low jitter clock
generation in noisy environments. Crystal ESR and DLD are individually
production-tested to guarantee performance and enhance reliability.
The Si514 is factory-configurable for a wide variety of user specifications, including
startup frequency, I
2
C address, supply voltage, output format, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long lead
times and non-recurring engineering charges associated with custom frequency
oscillators.
CLK–
CLK+
Functional Block Diagram
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si514
Help!!! ADS1256 has abnormal status during testing
The converter used in the ADC circuit we are currently designing is ADS1256, and the circuit diagram is shown in the figure. There are a large number of capacitors in the load device, and the capacito...
zhangliyuan Analog electronics
A brief discussion on the causes of blistering on the copper electroplating board surface of the circuit board
[p=null, 2, left][color=rgb(71, 71, 71)][font=宋体, Arial][size=14px] Surface blistering is one of the more common quality defects in the production process of circuit boards. Due to the complexity of t...
ohahaha PCB Design
DC/DC Converter Selection Guide for Car Navigation Systems
The automotive environment presents harsh conditions for electronic systems, with wide operating voltage requirements, large transient voltages, and large temperature drifts. This article describes ho...
frozenviolet Automotive Electronics
Compilation problem solved
[color=#ff0000]Can't insert Symbol into Block Design File [b][i]filename[/i][/b] because the Symbol represents the current Block Design File[/color]...
eeleader FPGA/CPLD
A bug in the forum software still needs to be fixed
Phenomenon: When the number of replies to a post is so large that it needs to cross pages, it is often impossible to see them until the number of replies increases. This problem has been discovered fo...
chunyang Suggestions & Announcements
Wi-Fi setup issues
I have a Wi-Fi module on my development board, which I often use in different wireless LANs. I need to set it up manually every time. Is there any way to use code to complete the wireless network sett...
snakeemail Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2698  1722  2726  269  595  55  35  6  12  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号