EEWORLDEEWORLDEEWORLD

Part Number

Search

550AA600M000DG

Description
VCXO; DIFF/SE; SINGLE FREQ; 10-1
CategoryPassive components   
File Size458KB,15 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

550AA600M000DG Online Shopping

Suppliers Part Number Price MOQ In stock  
550AA600M000DG - - View Buy Now

550AA600M000DG Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550AA600M000DG Parametric

Parameter NameAttribute value
typeVCXO
frequency600MHz
Functionenable/disable
outputLVPECL
Voltage - Power3.3V
frequency stability±100ppm
Absolute pulling range (APR)±100ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)130mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
Si550
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10 MH
Z TO
1 . 4 G H
Z
Features
Available with any frequency from
10 to 945 MHz and select
frequencies to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance (0.5 ps)
3x better temperature stability than
SAW-based oscillators
Excellent PSRR performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 10.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 supports any
frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike
traditional VCXOs, where a different crystal is required for each output
frequency, the Si550 uses one fixed crystal to provide a wide range of output
frequencies. This IC-based approach allows the crystal resonator to provide
exceptional frequency stability and reliability. In addition, DSPLL clock
synthesis provides superior supply noise rejection, simplifying the task of
generating low-jitter clocks in noisy environments typically found in
communication systems. The Si550 IC-based VCXO is factory-configurable
for a wide variety of user specifications, including frequency, supply voltage,
output format, tuning slope, and temperature stability. Specific configurations
are factory programmed at time of shipment, thereby eliminating the long
lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
Fixed
Frequency
XO
Any-Frequency
10 MHz–1.4 GHz
DSPLL
®
Clock Synthesis
CLK+
CLK–
Vc
ADC
OE
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si550
It is said that students participate, but it mainly depends on the instructor
[i=s] This post was last edited by paulhyde on 2014-9-15 03:08 [/i] I feel that if you have a great instructor, you are halfway to success. It would be miserable for me to rely entirely on myself....
airqj Electronics Design Contest
Discussion: How to implement a small delay, such as 0.5ns, in FPGA?
1. If we use combinational logic, what synthesis and routing strategies can ensure the accuracy of the delay? 2. In addition, I just saw the description document, which said that the minimum phase shi...
eeleader FPGA/CPLD
FPGA Implementation of Digital Signal Processing
Classic Books...
zzggxx007 FPGA/CPLD
JR45 replaces serial port
I want to use JR45 to replace the serial port. It means two boards, the communication between the boards is made into a serial port, and the wiring is connected with a network cable, but not connected...
dule Embedded System
ADC and DAC Special Study 4 - Static Transfer Function of ADC and DAC
The most important thing to remember about both DACs and ADCs is that the input or output is a digital signal, so the signal is quantized. That is, an N-bit word represents one of 2N possible states, ...
七月七日晴 Analogue and Mixed Signal
Oscilloscope development, don’t know where to start?
I want to make an oscilloscope that can store about 500 waveforms, and use an LCD to display them. The time sampling unit is in microseconds. What chip should I use? No one in my company makes the boa...
nillht Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 57  1764  1842  2187  1990  2  36  38  45  41 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号