EEWORLDEEWORLDEEWORLD

Part Number

Search

570FBB000396DG

Description
OSC XO 250.0000MHZ LVDS SMD
CategoryPassive components    oscillator   
File Size562KB,36 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

570FBB000396DG Online Shopping

Suppliers Part Number Price MOQ In stock  
570FBB000396DG - - View Buy Now

570FBB000396DG Overview

OSC XO 250.0000MHZ LVDS SMD

570FBB000396DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionLCC8,.2X.28,100
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; TRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability100%
Manufacturer's serial numberSI570
Installation featuresSURFACE MOUNT
Number of terminals8
Maximum operating frequency810 MHz
Minimum operating frequency10 MHz
Nominal operating frequency810 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Package body materialCERAMIC
Encapsulate equivalent codeLCC8,.2X.28,100
physical size7.0mm x 5.0mm x 1.85mm
power supply2.5 V
Certification statusNot Qualified
longest rise time0.35 ns
Maximum slew rate108 mA
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Si 5 7 0 / S i 5 7 1
10 MH
Z
Features
TO
1.4 G H
Z
I
2
C P
ROGRAMMABLE
XO/VCXO
Any programmable output
frequencies from 10 to 945 MHz and
select frequencies to 1.4 GHz
I
2
C serial interface
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available LVPECL, CMOS,
LVDS, and CML outputs
Industry-standard 5x7 mm
package
Pb-free/RoHS-compliant
1.8, 2.5, or 3.3 V supply
Si5602
Applications
Ordering Information:
SONET/SDH
xDSL
10 GbE LAN/WAN
ATE
High performance
instrumentation
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 31.
Pin Assignments:
See page 30.
(Top View)
SDA
7
NC
1
6
V
DD
Description
The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-
programmable to any output frequency from 10 to 945 MHz and select frequencies
to 1400 MHz with <1 ppb resolution. The device is programmed via an I
2
C serial
interface. Unlike traditional XO/VCXOs where a different crystal is required for
each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL
clock synthesis IC to provide any-frequency operation. This IC-based approach
allows the crystal resonator to provide exceptional frequency stability and
reliability. In addition, DSPLL clock synthesis provides superior supply noise
rejection, simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems.
OE
2
5
CLK–
GND
3
8
SCL
4
CLK+
Functional Block Diagram
V
DD
CLK-
CLK+
Si570
SDA
7
OE
Fixed
Frequency
XO
10-1400 MHz
DSPLL Clock
Synthesis
V
C
1
6
V
DD
SDA
SCL
OE
2
5
CLK–
Si571 only
ADC
GND
3
8
SCL
4
CLK+
GND
V
C
Si571
Si570/Si571
Rev. 1.6 6/18
Copyright © 2018 by Silicon Laboratories
How to use CeAllocAsynchronousBuffer, synchronization issues?
I would like to ask you experts: During the migration process of wince6.0, 6.0 does not support the SetProcPermissions function. Can this function be directly blocked in wince6.0, or must it be replac...
gabrialph Embedded System
Which industry has a promising future for FPGA?
3G is quite popular now, and it seems that communication has a better future. Video processing mostly uses DSP, and there is little room for video image processing, etc. FPGA is mostly used in interfa...
心仪 FPGA/CPLD
Automotive Electronics Standards
Many companies and people are now engaged in automotive electronics, but what are the product standards? Especially for newly developed ECU products, how to conduct experiments and what experiments to...
songbo Automotive Electronics
Combining FPGA and structured ASIC design
由于结构化ASIC具有单位成本低、功耗低、性能高和转换快(fast turnaound)等特点,越来越多的先进系统设计工程师正在考虑予以采用。在结构化ASIC中,像通用逻辑门、存储器、锁相环和I/O缓存这些功能性资源都嵌在芯片内部经过预设计和预验证的基层中。然后,该层和顶部少数金属互联层一起完成定制。比起从头开始创建ASIC来说,这种方法可大幅缩短设计时间。仅在芯片少数金属层上配置电路,不仅可以降...
lll FPGA/CPLD
EVC modification IP compilation problem
After adding a startup program to a complete program, the function of modifying the IP fails to compile. E:\S3C2440PCS\S3C2440PCSDlg.cpp(104): error C2065: 'IOCTL_NDIS_GET_ADAPTER_NAMES': undeclared i...
csaner Embedded System
ARM Linux driver writing requires the use of fiq, who can give an example?
I need to use fiq when writing arm linux driver. Can anyone give me an example? How to apply, disable, enable? It seems much more complicated than using irq. In addition, why does the function report ...
squall1900 Linux and Android

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2689  1818  1671  2420  1157  55  37  34  49  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号