530MC858M000DGR datasheet, PDF

Datasheet> All Categories > oscillator> 530MC858M000DGR

530MC858M000DGR: DescriptionLVPECL Output Clock Oscillator, 858MHz Nom, ROHS COMPLIANT, SMD, 6 PIN; Categoryoscillator; File Size215KB，12 Pages; ManufacturerSilicon Laboratories Inc; Environmental Compliance

Download Datasheet Parametric View All

530MC858M000DGR Overview

LVPECL Output Clock Oscillator, 858MHz Nom, ROHS COMPLIANT, SMD, 6 PIN

530MC858M000DGR Parametric

Parameter Name	Attribute value
Is it lead-free?	Lead free
Is it Rohs certified?	conform to
Maker	Silicon Laboratories Inc
package instruction	ROHS COMPLIANT, SMD, 6 PIN
Reach Compliance Code	unknown
Is Samacsys	N
Other features	TAPE AND REEL
maximum descent time	0.35 ns
Frequency Adjustment - Mechanical	NO
frequency stability	7%
JESD-609 code	e4
Manufacturer's serial number	530
Installation features	SURFACE MOUNT
Nominal operating frequency	858 MHz
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Oscillator type	LVPECL
physical size	7.0mm x 5.0mm x 1.85mm
longest rise time	0.35 ns
Maximum supply voltage	3.63 V
Minimum supply voltage	2.97 V
Nominal supply voltage	3.3 V
surface mount	YES
maximum symmetry	55/45 %
Terminal surface	Nickel/Gold (Ni/Au)
Base Number Matches	1

Preview

Download Datasheet

View All

S i 5 3 0 / 5 31

EVISION

R Y S TA L

S C I L L A T O R

(XO)

(10 M H

Z T O

1.4 G H

)

Features

Available with any-rate output

frequencies from 10 MHz to 945 MHz

and select frequencies to 1.4 GHz

3rd generation DSPLL

with superior

jitter performance

3x better frequency stability than

SAW-based oscillators

Internal fixed crystal frequency

ensures high reliability and low

aging

Available CMOS, LVPECL,

LVDS, and CML outputs

3.3, 2.5, and 1.8 V supply options

Industry-standard 5 x 7 mm

package and pinout

Pb-free/RoHS-compliant

Si5602

Ordering Information:

See page 7.

Applications

SONET/SDH

Networking

SD/HD video

Test and measurement

Clock and data recovery

FPGA/ASIC clock generation

Pin Assignments:

See page 6.

(Top View)

GND

Description

The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry

to provide a low jitter clock at high frequencies. The Si530/531 is available

with any-rate output frequency from 10 to 945 MHz and select frequencies to

1400 MHz. Unlike a traditional XO, where a different crystal is required for

each output frequency, the Si530/531 uses one fixed crystal to provide a

wide range of output frequencies. This IC based approach allows the crystal

resonator to provide exceptional frequency stability and reliability. In addition,

DSPLL clock synthesis provides superior supply noise rejection, simplifying

the task of generating low jitter clocks in noisy environments typically found in

communication systems. The Si530/531 IC based XO is factory configurable

for a wide variety of user specifications including frequency, supply voltage,

output format, and temperature stability. Specific configurations are factory

programmed at time of shipment, thereby eliminating long lead times

associated with custom oscillators.

CLK–

CLK+

Si530 (LVDS/LVPECL/CML)

GND

Functional Block Diagram

CLK– CLK+

CLK

Si530 (CMOS)

Fixed

Frequency

Any-rate

10–1400 MHz

DSPLL

Clock

Synthesis

GND

CLK–

CLK+

Si531 (LVDS/LVPECL/CML)

GND

Rev. 1.1 6/07

Si530/531

Recommended Resources

Oscillation circuit diagram of a multivibrator

Basic application circuit of AD590a

Tube amplifier CS8412+PCM63 classic design (power supply part) circuit diagram

555 thyristor fast charger circuit

Tracking voltage stabilization circuit

Computer motherboard circuit diagram 815 4_61

About the official gel file of DM648 and BOOTCFG: [align=left][color=#000] The situation is like this. I designed an image processing board based on the evaluation board of DM648, and there were some problems in the video acquisition part. After debu...; xiaomianzhou DSP and ARM Processors

The topic of the 2009 College Student Electronics Contest Device Guessing Contest!: [i=s]This post was last edited by paulhyde on 2014-9-15 09:06[/i] Let's discuss what the e-sports contest topics should be. There should be topics related to power supply and radio applications!...; elle0406 Electronics Design Contest

Hiring embedded software engineer: Headhunter position [Guangzhou] Job responsibilities: 1. Responsible for technical research and evaluation of the company's products, writing software requirement definition and system design plans an...; ff318421749 Recruitment

I just started learning 51. Please look at my C errors. Thank you.: [i=s]This post was last edited by 8880462 on 2014-9-2 13:33[/i] #include #define uint unsignet int #define uchar unsignet char sbit D1=P1^0; void delay(); void main(); { while(1) { D1=0; delay(); D1=1...; 8880462 51mcu

Fujian Province 2008 Competition Questions: [i=s] This post was last edited by paulhyde on 2014-9-15 09:13 [/i] Please share the information below...; leeyf888 Electronics Design Contest

Implementation and understanding of Ethernet communication principles through FPGA: ...; 至芯科技FPGA大牛 FPGA/CPLD

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components