EEWORLDEEWORLDEEWORLD

Part Number

Search

SI5338C-B07225-GM

Description
I2C CONTROL, 4-OUTPUT, ANY FREQU
Categorysemiconductor    Analog mixed-signal IC   
File Size2MB,46 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

SI5338C-B07225-GM Online Shopping

Suppliers Part Number Price MOQ In stock  
SI5338C-B07225-GM - - View Buy Now

SI5338C-B07225-GM Overview

I2C CONTROL, 4-OUTPUT, ANY FREQU

SI5338C-B07225-GM Parametric

Parameter NameAttribute value
Installation typesurface mount
Package/casing24-VFQFN Exposed Pad
Supplier device packaging24-QFN(4x4)
Si5338
I
2
C - P
R O GRA MM A B LE
A
NY
- F
R E Q U E N C Y
, A
NY
- O
UTPUT
Q
UAD
C
LOCK
G
ENERATOR
Features
Low power MultiSynth™ technology
enables independent, any-frequency
synthesis on four differential output
drivers
PCIe Gen 1/2/3/4 Common Clock and
Gen 3 SRNS compliant
Highly-configurable output drivers with
up to four differential outputs, eight
single-ended clock outputs, or a
combination of both
Low phase jitter of 0.7 ps RMS typ
High precision synthesis allows true
zero ppm frequency accuracy on all
outputs
Flexible input reference:

External
Single supply core with excellent
PSRR: 1.8, 2.5, 3.3 V
Independent frequency increment/
decrement feature enables
glitchless frequency adjustments in
1 ppm steps
Independent phase adjustment on
each of the output drivers with an
accuracy of <20 ps steps
Highly configurable spread
spectrum (SSC) on any output:
frequency from 5 to 350 MHz

Any spread from 0.5 to 5.0%

Any modulation rate from 33 to
63 kHz

Any
Ordering Information:
See page 42.
Pin Assignments
RSVD_GND
CLK0A
CLK0B
VDD
VDDO0
20
Independently configurable outputs
support any frequency or format:

LVPECL/LVDS:

HCSL:
0.16 to 710 MHz
0.16 to 250 MHz

CMOS: 0.16 to 200 MHz

SSTL/HSTL: 0.16 to 350 MHz
Independent output voltage per driver:
1.5, 1.8, 2.5, or 3.3 V
I
2
C/SMBus compatible interface
Easy to use programming software
Small size: 4 x 4 mm, 24-QFN
Low power: 45 mA core supply typ
Wide temperature range: –40 to
+85 °C
24
23
22
21
19
18
CLK1A
17
CLK1B
16
VDDO1
15
VDDO2
14
CLK2A
13
CLK2B
IN1
1
IN2
2
IN3
3
IN4
4
IN5
5
GND
GND
Pad
Applications
IN6
6
Ethernet switch/router
PCIe Gen1/2/3/4
Broadcast video/audio timing
Processor and FPGA clocking
Any-frequency clock conversion
MSAN/DSLAM/PON
Fibre Channel, SAN
Telecom line cards
1 GbE and 10 GbE
7
8
9
10
11
12
INTR
Description
The Si5338 is a high-performance, low-jitter clock generator capable of
synthesizing any frequency on each of the device's four output drivers. This timing
IC is capable of replacing up to four different frequency crystal oscillators or
operating as a frequency translator. Using its patented MultiSynth™ technology,
the Si5338 allows generation of four independent clocks with 0 ppm precision.
Each output clock is independently configurable to support various signal formats
and supply voltages. The Si5338 provides low-jitter frequency synthesis in a
space-saving 4 x 4 mm QFN package. The device is programmable via an I
2
C/
SMBus-compatible serial interface and supports operation from a 1.8, 2.5, or
3.3 V core supply. I
2
C device programming is made easy with the ClockBuilder™
Desktop software available at
www.silabs.com/ClockBuilder.
Measuring PCIe
clock jitter is quick and easy with the Silicon Labs PCIe Clock Jitter Tool.
Download it for free at
www.silabs.com/pcie-learningcenter.
Rev. 1.6 12/15
Copyright © 2015 by Silicon Laboratories
VDDO3
VDD
CLK3B
CLK3A
SCL
SDA
crystal: 8 to 30 MHz

CMOS input: 5 to 200 MHz

SSTL/HSTL input: 5 to 350 MHz

Differential input: 5 to 710 MHz
External feedback mode allows
zero-delay mode
Loss of lock and loss of signal
alarms
Top View
Si5338
[Raspberry Pi 4B Review] Raspberry Pi 4 Camera Opencv and Picamera Test
[i=s]This post was last edited by lb8820265 on 2020-9-13 20:07[/i]Raspberry Pi 4 supports camera, the interface is called SCI (Camera Serial Interface). Raspberry Pi has camera accessories, using Sony...
lb8820265 Special Edition for Assessment Centres
How to use two serial ports at the same time in zstack-CC253002.3.0? I tried it, but it doesn't work!
I defined ZTOOL_P1 and ZAPP_P2 in the compilation options. By default, serial port 0 uses DMA mode and serial port 1 uses interrupt mode. But I found that two functions were not implemented at all. I ...
panxm916 RF/Wirelessly
ZRtech embedded Altera CycloneIV FPGA development board received
I participated in the forum's grabbing event a while ago, [url=https://bbs.eeworld.com.cn/thread-440397-1-1.html]ZRtech Embedded and EEWORLD are giving out benefits! [/url] I was lucky enough to grab ...
High哥 FPGA/CPLD
ISE instantiates microblaze
The function I implemented with microblaze in EDK is good, and it is also correct when downloaded to the board. However, after using EDK as a submodule of ISE, it does not respond. That is to say, whe...
sanbao_3 FPGA/CPLD
FPGA to realize full color OLED dynamic video display control.pdf
FPGA to realize full color OLED dynamic video display control.pdf...
zxopenljx FPGA/CPLD
WINCE5 save desktop files
I want to ask why my WINCE HIVE registry can be saved successfully but I can't put the file on the desktop. Because after restarting, the file on the desktop is gone.. Why is this?...
13711088469 Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 223  615  1808  2203  1061  5  13  37  45  22 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号