EEWORLDEEWORLDEEWORLD

Part Number

Search

SI5338M-B02961-GM

Description
I2C CONTROL, 4-OUTPUT, ANY FREQU
CategoryThe embedded processor and controller    Microcontrollers and processors   
File Size2MB,46 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

SI5338M-B02961-GM Online Shopping

Suppliers Part Number Price MOQ In stock  
SI5338M-B02961-GM - - View Buy Now

SI5338M-B02961-GM Overview

I2C CONTROL, 4-OUTPUT, ANY FREQU

SI5338M-B02961-GM Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionHVQCCN,
Reach Compliance Codeunknown
Other featuresIT ALSO OPERATES AT 2.5V AND 3.3V NOMINAL
JESD-30 codeS-XQCC-N24
length4 mm
Number of terminals24
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Maximum output clock frequency200 MHz
Package body materialUNSPECIFIED
encapsulated codeHVQCCN
Package shapeSQUARE
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)260
Master clock/crystal nominal frequency30 MHz
Maximum seat height0.9 mm
Maximum supply voltage1.98 V
Minimum supply voltage1.71 V
Nominal supply voltage1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width4 mm
uPs/uCs/peripheral integrated circuit typeCLOCK GENERATOR, PROCESSOR SPECIFIC
Si5338
I
2
C - P
R O GRA MM A B LE
A
NY
- F
R E Q U E N C Y
, A
NY
- O
UTPUT
Q
UAD
C
LOCK
G
ENERATOR
Features
Low power MultiSynth™ technology
enables independent, any-frequency
synthesis on four differential output
drivers
PCIe Gen 1/2/3/4 Common Clock and
Gen 3 SRNS compliant
Highly-configurable output drivers with
up to four differential outputs, eight
single-ended clock outputs, or a
combination of both
Low phase jitter of 0.7 ps RMS typ
High precision synthesis allows true
zero ppm frequency accuracy on all
outputs
Flexible input reference:

External
Single supply core with excellent
PSRR: 1.8, 2.5, 3.3 V
Independent frequency increment/
decrement feature enables
glitchless frequency adjustments in
1 ppm steps
Independent phase adjustment on
each of the output drivers with an
accuracy of <20 ps steps
Highly configurable spread
spectrum (SSC) on any output:
frequency from 5 to 350 MHz

Any spread from 0.5 to 5.0%

Any modulation rate from 33 to
63 kHz

Any
Ordering Information:
See page 42.
Pin Assignments
RSVD_GND
CLK0A
CLK0B
VDD
VDDO0
20
Independently configurable outputs
support any frequency or format:

LVPECL/LVDS:

HCSL:
0.16 to 710 MHz
0.16 to 250 MHz

CMOS: 0.16 to 200 MHz

SSTL/HSTL: 0.16 to 350 MHz
Independent output voltage per driver:
1.5, 1.8, 2.5, or 3.3 V
I
2
C/SMBus compatible interface
Easy to use programming software
Small size: 4 x 4 mm, 24-QFN
Low power: 45 mA core supply typ
Wide temperature range: –40 to
+85 °C
24
23
22
21
19
18
CLK1A
17
CLK1B
16
VDDO1
15
VDDO2
14
CLK2A
13
CLK2B
IN1
1
IN2
2
IN3
3
IN4
4
IN5
5
GND
GND
Pad
Applications
IN6
6
Ethernet switch/router
PCIe Gen1/2/3/4
Broadcast video/audio timing
Processor and FPGA clocking
Any-frequency clock conversion
MSAN/DSLAM/PON
Fibre Channel, SAN
Telecom line cards
1 GbE and 10 GbE
7
8
9
10
11
12
INTR
Description
The Si5338 is a high-performance, low-jitter clock generator capable of
synthesizing any frequency on each of the device's four output drivers. This timing
IC is capable of replacing up to four different frequency crystal oscillators or
operating as a frequency translator. Using its patented MultiSynth™ technology,
the Si5338 allows generation of four independent clocks with 0 ppm precision.
Each output clock is independently configurable to support various signal formats
and supply voltages. The Si5338 provides low-jitter frequency synthesis in a
space-saving 4 x 4 mm QFN package. The device is programmable via an I
2
C/
SMBus-compatible serial interface and supports operation from a 1.8, 2.5, or
3.3 V core supply. I
2
C device programming is made easy with the ClockBuilder™
Desktop software available at
www.silabs.com/ClockBuilder.
Measuring PCIe
clock jitter is quick and easy with the Silicon Labs PCIe Clock Jitter Tool.
Download it for free at
www.silabs.com/pcie-learningcenter.
Rev. 1.6 12/15
Copyright © 2015 by Silicon Laboratories
VDDO3
VDD
CLK3B
CLK3A
SCL
SDA
crystal: 8 to 30 MHz

CMOS input: 5 to 200 MHz

SSTL/HSTL input: 5 to 350 MHz

Differential input: 5 to 710 MHz
External feedback mode allows
zero-delay mode
Loss of lock and loss of signal
alarms
Top View
Si5338
Analog electronics data, very good
I personally feel that these things have played a big role in my study. I am engaged in switching power supplies....
atmage89s52 Analog electronics
Who can provide the point-to-point communication technology between pn532 and Android NFC mobile phone? There is a reward. The specific requirements are as follows
You can use serial port commands to control pn532 and mobile phone to establish a link to ensure subsequent communication and realize point-to-point information interaction. Contact QQ: 1319530068...
那是我的最爱 Real-time operating system RTOS
SOT23-3 package also has size
Many SMD MOS tubes have different sizes of SOT23-3 packages. Some are relatively large, while others are normal (similar to the SOT23 of S8050 and S8550). Are all packages of different sizes SOT23-3? ...
gh131413 PCB Design
Enthusiasts make their own mini single-chip programmer
Homemade Mini Single-Chip Programmer [align=center][img=600,584]http://bbs.16rd.com/data/attachment/forum/201609/13/160407r717pt6dp9jv919q.gif[/img][/align]1. Supported chip models Supports the most c...
papril Renesas Electronics MCUs
[Share your experience] (1) Getting started with discovery+ environment setup
Hello everyone! I am very happy to post on EEWORLD again! Autumn is a season of harvest. Recently, I got CY8CKIT-042, "MCU Engineer's Refining Record", and STM32F030 discovery on EEWORLD. I have recei...
lcofjp stm32/stm8
FPGA signal synchronization issues
I would like to ask all the experts in the forum, when using the third generation of Altera FPGA to generate a synchronous output pulse using the rising edge of the input pulse signal, the rising edge...
x282718 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 709  1919  691  457  1793  15  39  14  10  37 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号