EEWORLDEEWORLDEEWORLD

Part Number

Search

LT1469AIDF-2#PBF

Description
IC OPAMP GP 200MHZ 12DFN
CategoryAnalog mixed-signal IC    Amplifier circuit   
File Size188KB,12 Pages
ManufacturerLinear ( ADI )
Websitehttp://www.analog.com/cn/index.html
Environmental Compliance
Download Datasheet Parametric View All

LT1469AIDF-2#PBF Overview

IC OPAMP GP 200MHZ 12DFN

LT1469AIDF-2#PBF Parametric

Parameter NameAttribute value
Brand NameLinear Technology
Is it Rohs certified?conform to
MakerLinear ( ADI )
Parts packaging codeDFN
package instructionHVSON, SOLCC12,.16,20
Contacts12
Manufacturer packaging codeDF
Reach Compliance Codecompliant
ECCN codeEAR99
Amplifier typeOPERATIONAL AMPLIFIER
ArchitectureVOLTAGE-FEEDBACK
Maximum bias current (IIB) at 25C0.025 µA
Nominal Common Mode Rejection Ratio92 dB
frequency compensationYES (AVCL>=2)
Maximum input offset voltage350 µV
JESD-30 codeS-PDSO-N12
JESD-609 codee3
length4 mm
low-biasNO
low-dissonanceYES
micropowerNO
Humidity sensitivity level1
Negative supply voltage upper limit-18 V
Nominal Negative Supply Voltage (Vsup)-5 V
Number of functions2
Number of terminals12
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeHVSON
Encapsulate equivalent codeSOLCC12,.16,20
Package shapeSQUARE
Package formSMALL OUTLINE, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)260
powerNO
power supply+-5/+-15 V
Programmable powerNO
Certification statusNot Qualified
Maximum seat height0.8 mm
minimum slew rate11 V/us
Nominal slew rate22 V/us
Maximum slew rate5.2 mA
Supply voltage upper limit18 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyBIPOLAR
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn)
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationDUAL
Maximum time at peak reflow temperature30
Nominal Uniform Gain Bandwidth190000 kHz
Minimum voltage gain100000
broadbandYES
width4 mm
LT1469-2
Dual 200MHz, 30V/µs
16-Bit Accurate A
V
2 Op Amp
FEATURES
n
n
n
n
n
n
n
n
n
n
n
n
n
n
n
DESCRIPTION
The LT
®
1469-2 is a dual, precision high speed opera-
tional amplifier with 16-bit accuracy, decompensated to
be stable in a gain of 2 or greater. The combination of
precision and AC performance makes the LT1469-2 the
optimum choice for high accuracy applications such as
DAC current-to-voltage conversion and ADC buffers. The
initial accuracy and drift characteristics of the input offset
voltage and inverting input bias current are tailored for
inverting applications.
The 200MHz gain bandwidth ensures high open-loop gain
at frequency for reducing distortion. In noninverting ap-
plications such as an ADC buffer, the low distortion and
DC accuracy allow full 16-bit AC and DC performance.
The high slew rate of the LT1469-2 improves large-signal
performance in applications such as active filters and
instrumentation amplifiers compared to other precision
op amps.
The LT1469-2 is specified on power supply voltages of
±5V and ±15V and from –40°C to 85°C. It is available in
an 8-lead SOIC package and a space saving 4mm
×
4mm
leadless package. For a unity-gain stable op amp with same
DC performance, see the LT1469 datasheet.
L,
LT, LTC and LTM are registered trademarks of Linear Technology Corporation. All other
trademarks are the property of their respective owners.
Stable in Gain A
V
≥ 2 (A
V
= –1)
200MHz Gain Bandwidth Product
30V/μs Slew Rate
Settling Time: 800ns (150μV, 10V Step)
Specified at ±5V and ±15V Supplies
Maximum Input Offset Voltage: 125μV
Low Distortion: –96.5dB for 100kHz, 10V
P-P
Maximum Input Offset Voltage Drift: 3μV/°C
Maximum Inverting Input Bias Current: 10nA
Minimum DC Gain: 300V/mV
Minimum Output Swing into 2k: ±12.8V
Input Noise Voltage: 5nV/√Hz
Input Noise Current: 0.6pA/√Hz
Total Input Noise Optimized for 1kΩ < R
S
< 20kΩ
Available in 8-Lead Plastic SO and
12-Lead (4mm
×
4mm) DFN Packages
APPLICATIONS
n
n
n
n
n
n
Precision Instrumentation
High Accuracy Data Acquisition Systems
16-Bit DAC Current-to-Voltage Converter
ADC Buffer
Low Distortion Active Filters
Photodiode Amplifiers
TYPICAL APPLICATION
16-Bit DAC I-to-V Converter
20pF
DAC
INPUTS
16
6k
10V
Large-Signal Transient, A
V
= –1
V
S
= ±15V
A
V
= –1
R
F
= R
G
= 2k
C
F
= 22pF
1/2
LT1469-2
2k
V
OUT
50pF
0V
2V/DIV
LTC
®
1597
+
OPTIONAL NOISE FILTER
OFFSET: V
OS
+ I
B
(6kΩ) < 1LSB
SETTLING TIME TO 150μV = 1.6μs
SETTLING LIMITED BY 6k AND 20pF TO COMPENSATE DAC OUTPUT CAPACITANCE
14692 TA01a
200ns/DIV
14692 TA02
14692f
1
Playing with Zynq Serial 14 - Using GIT for Project Backup and Version Management 6
2.6 Application of GIT branches Inthe Show log , we can see that the latest version of the current master is ver2 . If we want to go back to ver1 to change the file, we cannot reset "master" to this.....
ove学习使我快乐 FPGA/CPLD
Selection of solid state relays
1. Select the type of solid-state relay When selecting a solid-state relay, the power type and load capacity of the solid-state relay should be determined based on the power type, power voltage and po...
tiankai001 Integrated technical exchanges
Xincheng Electronic Technology Recruitment: MCU Software Engineer
Shenzhen Xincheng Electronic Technology Co., Ltd. Recruitment position: MCU software engineer.1. Job Description: 1. Responsible for the software design of the project's single-chip microcomputer; 2. ...
芯承电子科技 Recruitment
Problems encountered when using f2812 flash_api, urgent.
Dear engineers,I recently downloaded the flashapi of f2812 on the Internet. When I transplanted it to my program, I found that the compilation error was as follows:\"C:\\ti\\c2000\\cgtools\\bin\\cl200...
wzy19970701 Microcontroller MCU
Application of NI test instruments in temperature and humidity testing
Application of NI test instruments in temperature and humidity testing THOMSON SDM-Shenzhen Deputy Manager Tang Qingan Keywords: temperature and humidity test chamber , sensor, module...
feifei Test/Measurement
In those years, we pursued FPGA
[align=left]I saw an article on Altera's official technical forum - "The Founding Years of Altera" [url=http://www.alteraforum.com.cn/showtopic-5405.aspx%20]http://www.alteraforum.com.cn/showtopic-540...
电路艺术 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1430  292  301  356  1633  29  6  7  8  33 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号