EEWORLDEEWORLDEEWORLD

Part Number

Search

LTC2263IUJ-12#PBF

Description
IC ADC 12BIT SER/PAR 25M 40-QFN
CategoryAnalog mixed-signal IC    converter   
File Size1MB,34 Pages
ManufacturerLinear ( ADI )
Websitehttp://www.analog.com/cn/index.html
Environmental Compliance
Download Datasheet Parametric View All

LTC2263IUJ-12#PBF Overview

IC ADC 12BIT SER/PAR 25M 40-QFN

LTC2263IUJ-12#PBF Parametric

Parameter NameAttribute value
Brand NameLinear Technology
Is it Rohs certified?conform to
MakerLinear ( ADI )
Parts packaging codeQFN
package instructionHVQCCN, LCC40,.24SQ,20
Contacts40
Manufacturer packaging codeUJ
Reach Compliance Codecompliant
ECCN code3A991.C.2
Maximum analog input voltage2 V
Minimum analog input voltage-2 V
Converter typeADC, PROPRIETARY METHOD
JESD-30 codeS-PQCC-N40
JESD-609 codee3
length6 mm
Maximum linear error (EL)0.0244%
Humidity sensitivity level1
Number of analog input channels2
Number of digits12
Number of functions1
Number of terminals40
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Output bit codeOFFSET BINARY, 2\'S COMPLEMENT BINARY
Output formatSERIAL
Package body materialPLASTIC/EPOXY
encapsulated codeHVQCCN
Encapsulate equivalent codeLCC40,.24SQ,20
Package shapeSQUARE
Package formCHIP CARRIER, HEAT SINK/SLUG, VERY THIN PROFILE
Peak Reflow Temperature (Celsius)260
power supply1.8 V
Certification statusNot Qualified
Sampling rate25 MHz
Sample and hold/Track and holdSAMPLE
Maximum seat height0.8 mm
Nominal supply voltage1.8 V
surface mountYES
technologyCMOS
Temperature levelINDUSTRIAL
Terminal surfaceMatte Tin (Sn)
Terminal formNO LEAD
Terminal pitch0.5 mm
Terminal locationQUAD
Maximum time at peak reflow temperatureNOT SPECIFIED
width6 mm
LTC2265-12/
LTC2264-12/LTC2263-12
12-Bit, 65Msps/40Msps/
25Msps Low Power Dual ADCs
FEATURES
n
n
n
n
n
n
n
n
n
n
n
n
n
DESCRIPTION
The LTC
®
2265-12/LTC2264-12/LTC2263-12 are 2-channel,
simultaneous sampling 12-bit A/D converters designed for
digitizing high frequency, wide dynamic range signals. They
are perfect for demanding communications applications
with AC performance that includes 71dB SNR and 90dB
spurious free dynamic range (SFDR). Ultralow jitter of
0.15ps
RMS
allows undersampling of IF frequencies with
excellent noise performance.
DC specs include ±0.3LSB INL (typ), ±0.1LSB DNL (typ)
and no missing codes over temperature. The transition
noise is a low 0.3LSB
RMS
.
The digital outputs are serial LVDS to minimize the num-
ber of data lines. Each channel outputs two bits at a time
(2-lane mode) or one bit at a time (1-lane mode). The LVDS
drivers have optional internal termination and adjustable
output levels to ensure clean signal integrity.
The ENC
+
and ENC
inputs may be driven differentially
or single-ended with a sine wave, PECL, LVDS, TTL, or
CMOS inputs. An internal clock duty cycle stabilizer
allows high performance at full speed for a wide range of
clock duty cycles.
2-Channel Simultaneous Sampling ADC
71dB SNR
90dB SFDR
Low Power: 167mW/112mW/94mW Total
83mW/56mW/47mW per Channel
Single 1.8V Supply
Serial LVDS Outputs: 1 or 2 Bits per Channel
Selectable Input Ranges: 1V
P-P
to 2V
P-P
800MHz Full Power Bandwidth S/H
Shutdown and Nap Modes
Serial SPI Port for Configuration
Pin Compatible 14-Bit and 12-Bit Versions
40-Pin (6mm
×
6mm) QFN Package
APPLICATIONS
n
n
n
n
n
n
Communications
Cellular Base Stations
Software Defined Radios
Portable Medical Imaging
Multichannel Data Acquisition
Nondestructive Testing
L,
LT, LTC, LTM, Linear Technology and the Linear logo are registered trademarks of Linear
Technology Corporation. All other trademarks are the property of their respective owners.
TYPICAL APPLICATION
1.8V
V
DD
CH.1
ANALOG
INPUT
CH.2
ANALOG
INPUT
ENCODE
INPUT
1.8V
OV
DD
OUT1A
OUT1B
DATA
SERIALIZER
OUT2A
OUT2B
DATA
CLOCK
OUT
FRAME
GND
OGND
226512 TA01
LTC2265-12, 65Msps,
2-Tone FFT, f
IN
= 70MHz and 75MHz
0
–10
–20
–30
AMPLITUDE (dBFS)
–40
–50
–60
–70
–80
SERIALIZED
LVDS
OUTPUTS
+
S/H
+
S/H
12-BIT
ADC CORE
12-BIT
ADC CORE
PLL
–90
–100
–110
–120
0
20
10
FREQUENCY (MHz)
30
226512 TA02
22654312fb
1
C51 and AVR learning
Fans who are learning avr, please come in...
gongjian2100 MCU
Problems encountered when simulating Xilinx Cordic IP core
C_SHIFT_RAM_V7_0 # Loading D:\X\ISE\verilog\mti_se\XilinxCoreLib_ver.C_ADDSUB_V7_0 # Loading D:\X\ISE\verilog\mti_se\XilinxCoreLib_ver.C_MUX_BIT_V7_0 # Loading D:\X\ISE\verilog\mti_se\unisims_ver.LUT4...
uestcyanglin FPGA/CPLD
There is a symbol I don't understand in the calculation formula for the op amp circuit!
What does the “(D)10” in the picture mean?...
kevinyuhui 51mcu
Seeking guidance on implementing CAN protocol on FPGA
Could anyone please tell me how to implement CAN protocol using FPGA? Is there any FPGA chip with built-in CAN protocol? If not, how can I implement the CAN protocol module on FPGA? Or use physical co...
大萝卜的小蝌蚪 FPGA/CPLD
Come and have a look, sell a nearly new MSP430 experiment box! ! Or exchange it!
The model is F149, and it has basically never been used. Except for the USB cable for downloading, all other accessories are complete (with a CD), and a full set of learning materials are also include...
libobozyy Buy&Sell
TPMS is the eternal theme of automobiles
New requirements for IC integration and reliability   Since most car tires are now vacuum radial tires without inner tubes, it is very convenient and easy to install the remote tire pressure monitorin...
frozenviolet Automotive Electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 503  2311  1326  1803  1418  11  47  27  37  29 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号