LTC1750IFW#PBF datasheet, PDF - EEWORLD Datasheet

Datasheet> All Categories > Analog mixed-signal IC> converter> LTC1750IFW#PBF

LTC1750IFW#PBF: DescriptionIC ADC 14BIT 80MSPS SMPL 48TSSOP; CategoryAnalog mixed-signal IC converter; File Size274KB，20 Pages; ManufacturerLinear ( ADI ); Websitehttp://www.analog.com/cn/index.html; Environmental Compliance

Download Datasheet Parametric Compare View All

LTC1750IFW#PBF Overview

IC ADC 14BIT 80MSPS SMPL 48TSSOP

LTC1750IFW#PBF Parametric

Parameter Name	Attribute value
Brand Name	Linear Technology
Is it Rohs certified?	conform to
Maker	Linear ( ADI )
Parts packaging code	TSSOP
package instruction	TSSOP, TSSOP48,.3,20
Contacts	48
Manufacturer packaging code	FW
Reach Compliance Code	compliant
ECCN code	3A991.C.3
Is Samacsys	N
Maximum analog input voltage	1.125 V
Converter type	ADC, PROPRIETARY METHOD
JESD-30 code	R-PDSO-G48
JESD-609 code	e3
length	12.5 mm
Maximum linear error (EL)	0.0183%
Humidity sensitivity level	1
Number of analog input channels	1
Number of digits	14
Number of functions	1
Number of terminals	48
Maximum operating temperature	85 °C
Minimum operating temperature	-40 °C
Output bit code	OFFSET BINARY, 2'S COMPLEMENT BINARY
Output format	PARALLEL, WORD
Package body material	PLASTIC/EPOXY
encapsulated code	TSSOP
Encapsulate equivalent code	TSSOP48,.3,20
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260
power supply	5 V
Certification status	Not Qualified
Sampling rate	80 MHz
Sample and hold/Track and hold	SAMPLE
Maximum seat height	1.2 mm
Nominal supply voltage	5 V
surface mount	YES
technology	CMOS
Temperature level	INDUSTRIAL
Terminal surface	Matte Tin (Sn)
Terminal form	GULL WING
Terminal pitch	0.5 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	30
width	6.1 mm
Base Number Matches	1

Preview

Download Datasheet

View All

LTC1750

14-Bit, 80Msps

Wide Bandwidth ADC

DESCRIPTIO

The LTC

1750 is an 80Msps, 14-bit A/D converter de-

signed for digitizing wide dynamic range signals up to

frequencies of 500MHz. The input range of the ADC can be

optimized with the on-chip PGA sample-and-hold circuit

and flexible reference circuitry.

The LTC1750 has a highly linear sample-and-hold circuit

with a bandwidth of 500MHz. The SFDR is 82dB with an

input frequency of 250MHz. Ultralow jitter of 0.12ps

RMS

allows undersampling of IF frequencies with minimal

degradation in SNR. DC specs include

±3LSB

INL and no

missing codes.

The digital interface is compatible with 5V, 3V, 2V and

LVDS logic systems. The ENC and ENC inputs may be

driven differentially from PECL, GTL and other low swing

logic families or from single-ended TTL or CMOS. The low

noise, high gain ENC and ENC inputs may also be driven

by a sinusoidal signal without degrading performance. A

separate output power supply can be operated from 0.5V

to 5V, making it easy to connect directly to any low voltage

DSPs or FIFOs.

The 48-pin TSSOP package with a flow-through pinout

simplifies the board layout.

, LTC and LT are registered trademarks of Linear Technology Corporation.

FEATURES

Sample Rate: 80Msps

500MHz Full Power Bandwidth S/H

Direct IF Sampling Up to 500MHz

PGA Front End (2.25V

P-P

or 1.35V

P-P

Input Range)

75.5dB SNR and 90dB SFDR (PGA = 0)

73dB SNR and 90dB SFDR (PGA = 1)

No Missing Codes

Single 5V Supply

Power Dissipation: 1.45W

Two Pin Selectable Reference Values

Two’s Complement or Offset Binary Outputs

Out-of-Range Indicator

Data Ready Output Clock

Pin-for-Pin Family

48-Pin TSSOP Package

APPLICATIO S

Telecommunications

Receivers

Cellular Base Stations

Spectrum Analysis

Imaging Systems

MRI

Tomography

BLOCK DIAGRA

PGA

IN+

±1.125V

DIFFERENTIAL

–

ANALOG INPUT A

SENSE

80Msps, 14-Bit ADC with a 2.25V Differential Input Range

0.1µF

S/H

CIRCUIT

14-BIT

PIPELINED ADC

CORRECTION

LOGIC AND

SHIFT

OUTPUT

LATCHES

•

D13

CLKOUT

0.5V TO 5V

0.1µF

BUFFER

RANGE

SELECT

1µF

DIFF AMP

GND

CONTROL LOGIC

1750 BD

4.7µF

REF

REFLB

0.1µF

1µF

REFHA

4.7µF

REFLA

REFHB

0.1µF

ENC

1µF

DIFFERENTIAL

ENCODE INPUT

OGND

1µF

MSBINV

1750f

LTC1750IFW#PBF Related Products

	LTC1750IFW#PBF	LTC1750CFW#TR	LTC1750IFW#TR	LTC1750CFW#TRPBF	LTC1750CFW#PBF	LTC1750IFW#TRPBF
Description	IC ADC 14BIT 80MSPS SMPL 48TSSOP	IC adc 14bit 80msps smpl 48tssop	IC adc 14bit 80msps smpl 48tssop	IC ADC 14BIT 80MSPS SMPL 48TSSOP	IC ADC 14BIT 80MSPS SMPL 48TSSOP	IC ADC 14BIT 80MSPS SMPL 48TSSOP
Brand Name	Linear Technology	Linear Technology	Linear Technology	Linear Technology	Linear Technology	Linear Technology
Is it Rohs certified?	conform to	incompatible	incompatible	conform to	conform to	conform to
Maker	Linear ( ADI )	Linear ( ADI )	Linear ( ADI )	Linear ( ADI )	Linear ( ADI )	Linear ( ADI )
Parts packaging code	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP
package instruction	TSSOP, TSSOP48,.3,20	TSSOP,	TSSOP,	TSSOP,	TSSOP, TSSOP48,.3,20	TSSOP,
Contacts	48	48	48	48	48	48
Manufacturer packaging code	FW	FW	FW	FW	FW	FW
Reach Compliance Code	compliant	not_compliant	compliant	compliant	compliant	compliant
ECCN code	3A991.C.3	3A991.C.3	3A991.C.3	3A991.C.3	3A991.C.3	3A991.C.3
Is Samacsys	N	N	N	N	N	N
Converter type	ADC, PROPRIETARY METHOD	ADC, PROPRIETARY METHOD	ADC, PROPRIETARY METHOD	ADC, PROPRIETARY METHOD	ADC, PROPRIETARY METHOD	ADC, PROPRIETARY METHOD
JESD-30 code	R-PDSO-G48	R-PDSO-G48	R-PDSO-G48	R-PDSO-G48	R-PDSO-G48	R-PDSO-G48
JESD-609 code	e3	e0	e0	e3	e3	e3
length	12.5 mm	12.5 mm	12.5 mm	12.5 mm	12.5 mm	12.5 mm
Maximum linear error (EL)	0.0183%	0.0183%	0.0183%	0.0183%	0.0183%	0.0183%
Humidity sensitivity level	1	1	1	1	1	1
Number of analog input channels	1	1	1	1	1	1
Number of digits	14	14	14	14	14	14
Number of functions	1	1	1	1	1	1
Number of terminals	48	48	48	48	48	48
Maximum operating temperature	85 °C	70 °C	85 °C	70 °C	70 °C	85 °C
Output bit code	OFFSET BINARY, 2'S COMPLEMENT BINARY	OFFSET BINARY, 2'S COMPLEMENT BINARY	OFFSET BINARY, 2'S COMPLEMENT BINARY	OFFSET BINARY, 2'S COMPLEMENT BINARY	OFFSET BINARY, 2'S COMPLEMENT BINARY	OFFSET BINARY, 2'S COMPLEMENT BINARY
Output format	PARALLEL, WORD	PARALLEL, WORD	PARALLEL, WORD	PARALLEL, WORD	PARALLEL, WORD	PARALLEL, WORD
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP	TSSOP
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
Peak Reflow Temperature (Celsius)	260	235	235	260	260	260
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Sampling rate	80 MHz	80 MHz	80 MHz	80 MHz	80 MHz	80 MHz
Sample and hold/Track and hold	SAMPLE	SAMPLE	SAMPLE	SAMPLE	SAMPLE	SAMPLE
Maximum seat height	1.2 mm	1.2 mm	1.2 mm	1.2 mm	1.2 mm	1.2 mm
Nominal supply voltage	5 V	5 V	5 V	5 V	5 V	5 V
surface mount	YES	YES	YES	YES	YES	YES
technology	CMOS	CMOS	CMOS	CMOS	CMOS	CMOS
Temperature level	INDUSTRIAL	COMMERCIAL	INDUSTRIAL	COMMERCIAL	COMMERCIAL	INDUSTRIAL
Terminal surface	Matte Tin (Sn)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Matte Tin (Sn)	Matte Tin (Sn)	Matte Tin (Sn)
Terminal form	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING	GULL WING
Terminal pitch	0.5 mm	0.5 mm	0.5 mm	0.5 mm	0.5 mm	0.5 mm
Terminal location	DUAL	DUAL	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	30	20	20	30	30	30
width	6.1 mm	6.1 mm	6.1 mm	6.1 mm	6.1 mm	6.1 mm
Base Number Matches	1	1	1	1	1	1

Recommended Resources

Four-channel remote control switch circuit b

Fundamental frequency quartz crystal oscillator

Fixed gain phase-shifted oscillator circuit diagram

Second-order 100HZ high-pass filter circuit diagram

surround sound processor circuit

555 pulse modulated switching regulator circuit

Principle and design of measurement and control system: Principles and Design of Measurement and Control Systems. This book comprehensively and systematically explains the overall principles and design ideas of various measurement and control instruments a...; 快羊加鞭 Download Centre

LaunchPad_TI official temperature example code: Example code for LaunchPad initial temperature...; sjunbasketball Microcontroller MCU

FC assembly technology: There are more and more miniaturized and high-density packaging forms for devices, such as multi-module packaging (MCM), system packaging (SiP), flip-chip (FC, Flip-Chip), etc. The emergence of these ...; maker PCB Design

TI Engineer's Annual Review: Selected Q&A on Power & Battery Management Topics: Battery management related: Why are there two "cycle count" parameters in data memory? Whenever the accumulated discharge is greater than or equal to the CC Threshold, ConfigurationDataCycle Count is ...; eric_wang TI Technology Forum

ESP32-S2 development board with color screen MorphESP 240: Although there are many ESP32 development boards on the market, there is a lack of ESP32 - S2 development boards. MorphESP 240 is an easy-to-use, open source Arduino and CircuitPython compatible ESP32...; dcexpert MicroPython Open Source section

Has anyone written about this board?: Has anyone written a program for this board? For TLV5619, can you share the program? I need it urgently, thank you very much...; jianhong0425 MCU

Shortcut: 00 01 02 03 04 05 06 07 08 09 0A 0C 0F 0J 0L 0M 0R 0S 0T 0Z 10 11 12 13 14 15 16 17 18 19 1A 1B 1C 1D 1E 1F 1H 1K 1M 1N 1P 1S 1T 1V 1X 1Z 20 21 22 23 24 25 26 27 28 29 2A 2B 2C 2D 2E 2F 2G 2K 2M 2N 2P 2Q 2R 2S 2T 2W 2Z 30 31 32 33 34 35 36 37 38 39 3A 3B 3C 3D 3E 3F 3G 3H 3J 3K 3L 3M 3N 3P 3R 3S 3T 3V 40 41 42 43 44 45 46 47 48 49 4A 4B 4C 4D 4M 4N 4P 4S 4T 50 51 52 53 54 55 56 57 58 59 5A 5B 5C 5E 5G 5H 5K 5M 5N 5P 5S 5T 5V 60 61 62 63 64 65 66 67 68 69 6A 6C 6E 6F 6M 6N 6P 6R 6S 6T 70 71 72 73 74 75 76 77 78 79 7A 7B 7C 7M 7N 7P 7Q 7V 7W 7X 80 81 82 83 84 85 86 87 88 89 8A 8D 8E 8L 8N 8P 8S 8T 8W 8Y 8Z 90 91 92 93 94 95 96 97 98 99 9A 9B 9C 9D 9F 9G 9H 9L 9S 9T 9W

Popular Components