EEWORLDEEWORLDEEWORLD

Part Number

Search

554CE000300DG

Description
VCXO; DIFF/SE; QUAD FREQ; 10-141
CategoryPassive components   
File Size481KB,15 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

554CE000300DG Online Shopping

Suppliers Part Number Price MOQ In stock  
554CE000300DG - - View Buy Now

554CE000300DG Overview

VCXO; DIFF/SE; QUAD FREQ; 10-141

554CE000300DG Parametric

Parameter NameAttribute value
typeVCXO
Frequency - Output 130.72MHz, 38.4MHz, 39MHz, 40MHz
Frequency - Output 2-
Frequency - Output 3-
Frequency - Output 4-
Functionenable/disable
outputCMOS
Voltage - Power3.3V
frequency stability±20ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)98mA
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
high0.071"(1.80mm)
Package/casing8-SMD, no leads
Current - Power (disabled) (maximum)75mA
Si554
R
EVISION
D
Q
UAD
F
R E Q U E N C Y
V
O L TAG E
- C
O N T R O L L E D
C
RYSTAL
O
SCILLATOR
(VCXO) 10 MH
Z TO
1 . 4 G H
Z
Features
Available with any-rate output
frequencies from 10–945 MHz and
selected frequencies to 1.4 GHz
Four selectable output frequencies
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Applications
SONET/SDH
xDSL
10 GbE LAN / WAN
Ordering Information:
Low jitter clock generation
Optical modules
Clock and data recovery
See page 10.
Description
The Si554 quad-frequency VCXO utilizes Silicon Laboratories’ advanced
DSPLL
®
circuitry to provide a very low jitter clock for all output frequencies.
The Si554 is available with any-rate output frequency from 10 to 945 MHz
and selected frequencies to 1400 MHz. Unlike traditional VCXOs, where a
different crystal is required for each output frequency, the Si554 uses one
fixed crystal frequency to provide a wide range of output frequencies. This
IC-based approach allows the crystal resonator to provide exceptional
frequency stability and reliability. In addition, DSPLL clock synthesis
provides superior supply noise rejection, simplifying the task of generating
low jitter clocks in noisy environments typically found in communication
systems. The Si554 IC-based VCXO is factory-configurable for a wide
variety of user specifications including frequency, supply voltage, output
format, tuning slope, and temperature stability. Specific configurations are
factory-programmed at time of shipment, thereby eliminating the long lead
times associated with custom oscillators.
Pin Assignments:
See page 9.
(Top View)
FS[1]
7
V
C
1
2
3
8
FS[0]
6
5
4
V
DD
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
CLK- CLK+
FS1
Fixed
Frequency XO
Any-rate
10–1400 MHz
DSPLL
®
Clock Synthesis
FS0
ADC
V
c
OE
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si554
The electronics industry is facing a new round of environmental impact
The electronics industry is facing a new round of environmental impact 2006-7-20The EU environmental directive (RoHS Directive) was implemented on July 1. Industry insiders predict that one-third of s...
hkn RF/Wirelessly
[ST60 short-distance evaluation] Part 1: First release on the Internet! Detailed evaluation!
1. Introduction I have been studying ST60 for a while. ST's tour also demonstrated the functions of ST60. I was attracted by this technology. I was very happy to be able to get in touch with it at EEW...
PowerWorld RF/Wirelessly
LM25574/5/6 series component manual sharing
LM25574Q is an Automotive Grade product that is AEC-Q100 grade 1 qualified (40°C to + 125°C operating junction temperature),42V Input Voltage Max, 0.5A Output Current 器件手册:LM25575Q is an Automotive Gr...
wanggq Power technology
Calling InterruptInitialize to bind logical interrupt and Event causes a crash? Please tell me the reason!
I am working on the SPI driver for PXA270. When entering the initialization operation in SPI_Init, dwSpiSysIntr = SYSINTR_NOP; dwHwIntr = IRQ_SSP; hSpiEvent = CreateEvent(null, false, falsE, null); if...
luoweiliang1982 Embedded System
C# develops wince serial communication problem
I found that when RS485 is reading data, sometimes a false freeze will occur. At this time, if an interrupt occurs, the program will stop at return ReadFile(g_hDEV, commRead, NumBytes, ref BytesRead, ...
yinwei2005 Embedded System
Current Status and Trends of Taiwan's IC Design Industry
Current Status and Trends of Taiwan's IC Design Industry2001-11-6 1. IntroductionThe separation of IC design and integrated circuit manufacturing began in the 1980s. This interactive business model of...
cfi FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 792  1888  2574  2006  291  16  39  52  41  6 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号