EEWORLDEEWORLDEEWORLD

Part Number

Search

550FG125M000DG

Description
VCXO; DIFF/SE; SINGLE FREQ; 10-1
CategoryPassive components   
File Size458KB,15 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

550FG125M000DG Online Shopping

Suppliers Part Number Price MOQ In stock  
550FG125M000DG - - View Buy Now

550FG125M000DG Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550FG125M000DG Parametric

Parameter NameAttribute value
typeVCXO
frequency125MHz
Functionenable/disable
outputLVDS
Voltage - Power2.5V
frequency stability±20ppm
Absolute pulling range (APR)±300ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)108mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
Si550
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10 MH
Z TO
1 . 4 G H
Z
Features
Available with any frequency from
10 to 945 MHz and select
frequencies to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance (0.5 ps)
3x better temperature stability than
SAW-based oscillators
Excellent PSRR performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 10.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 supports any
frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike
traditional VCXOs, where a different crystal is required for each output
frequency, the Si550 uses one fixed crystal to provide a wide range of output
frequencies. This IC-based approach allows the crystal resonator to provide
exceptional frequency stability and reliability. In addition, DSPLL clock
synthesis provides superior supply noise rejection, simplifying the task of
generating low-jitter clocks in noisy environments typically found in
communication systems. The Si550 IC-based VCXO is factory-configurable
for a wide variety of user specifications, including frequency, supply voltage,
output format, tuning slope, and temperature stability. Specific configurations
are factory programmed at time of shipment, thereby eliminating the long
lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
Fixed
Frequency
XO
Any-Frequency
10 MHz–1.4 GHz
DSPLL
®
Clock Synthesis
CLK+
CLK–
Vc
ADC
OE
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si550
I want to borrow a sensortile chip. Do you have any spare ones?
[i=s]This post was last edited by w562601331 on 2017-7-3 15:58[/i] Because the sensorile chip failed when soldering the previous work, I need to borrow a fully functional chip. Is there any idle chip ...
w562601331 MEMS sensors
How to write atmega64a program with TKS GCCAVR
I am just learning AVR. I would like to ask 1. What header files are needed 2. How to set the header file path...
amy_shen Microchip MCU
[Yingma Technology] is urgently recruiting for multiple positions, please click for specific job information!
[align=left][b]Company benefits:[/b][b] [/b]1. Purchase five insurances and one fund; 2. 5-day 8-hour work system, and normal holidays on statutory holidays; 3. Enjoy 5 days of paid annual leave after...
英码行政助理 Recruitment
Routing protocol aodv-uu-0.9.6 has problems with multi-hop implementation on Linux system
Let me first describe my situation and the problems I encountered in detail: The scenario I want to build is: simulate the establishment of an ad hoc network, and there is a master node that can contr...
myfuturexfr Linux and Android
How to calculate clock pulse width from sampling rate of serial ADC?
When using a serial ADC chip, after the chip select CS is pulled low, the falling edge of SCLK is sampled and converted, and the rising edge of SCLK is used to output data. This means that the pulse w...
飞絮 Analog electronics
How can WINCE call SQLCE database
I now have a .sdf database file. In WINCE programming, how do I call methods to operate the database? The SQLCE database version is V3.5... It would be best if you could list the sample code or all th...
ageless Embedded System

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1217  376  807  84  1492  25  8  17  2  31 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号