EEWORLDEEWORLDEEWORLD

Part Number

Search

TC74VHCT74AFTEL

Description
IC FF D-TYPE DUAL 1BIT 14TSSOP
Categorysemiconductor    logic   
File Size196KB,7 Pages
ManufacturerToshiba Semiconductor
Websitehttp://toshiba-semicon-storage.com/
Environmental Compliance
Download Datasheet Parametric View All

TC74VHCT74AFTEL Overview

IC FF D-TYPE DUAL 1BIT 14TSSOP

TC74VHCT74AFTEL Parametric

Parameter NameAttribute value
FunctionSetup (preset) and reset
typeD type
Output typedifference
Number of components2
bits per component1
Clock frequency140MHz
Maximum propagation delay at different V, maximum CL8.8ns @ 5V,50pF
Trigger typepositive edge
Current - output high, low8mA,8mA
Voltage - Power4.5 V ~ 5.5 V
Current - static (Iq)2µA
Input capacitance4pF
Operating temperature-40°C ~ 85°C(TA)
Installation typesurface mount
Package/casing14-TSSOP (0.173", 4.40mm wide)
TC74VHCT74AF/AFT
TOSHIBA CMOS Digital Integrated Circuit
Silicon Monolithic
TC74VHCT74AF, TC74VHCT74AFT
Dual D-Type Flip-Flop with Preset and Clear
TC74VHCT74AF
The TC74VHCT74 is an advanced high speed CMOS D-TYPE
FLIP –FLOP fabricated with silicon gate C
2
MOS technology. It
achieves the high speed operation similar to equivalent Bipolar
Schottky TTL while maintaining the CMOS low power
dissipation.
The signal level applied to the D INPUT is transferred to Q
OUTPUT during the positive going transition of the CK pulse.
CLR
and
PR
are independent of the CK and are
accomplished by setting the appropriate input low.
The input voltage are compatible with TTL output voltage.
This device may be used as a level converter for interfacing 3.3
V to 5 V system.
Input protection and output circuit ensure that 0 to 5.5 V can
be applied to the input and output
(Note)
pins without regard to
the supply voltage. These structure prevents device destruction
due to mismatched supply and input/output voltages such as
battery back up, hot board insertion, etc.
Note:
V
CC
=
0 V
TC74VHCT74AFT
Features
High speed: f
max
=
160 MHz (typ.) at V
CC
=
5 V
Low power dissipation: I
CC
=
2
μA
(max) at Ta
=
25°C
Compatible with TTL inputs: V
IL
=
0.8 V (max)
V
IH
=
2.0 V (min)
Power down protection is provided on all inputs and outputs
Balanced propagation delays: t
pLH
t
pHL
Weight
SOP14-P-300-1.27A:
TSSOP14-P-0044-0.65A:
0.18 g (typ.)
0.06 g (typ.)
Pin and function compatible with the 74 series (74AC/HC/F/ALS/LS etc.) 74 type.
Start of commercial production
1995-12
1
2014-03-01
I turned on the LED light and I fainted +_+
#include/******************Main function******************/ void main(void) { /*The following six lines of program close all IO port*/ P1DIR = 0XFF;P1OUT = 0XFF; P2DIR = 0XFF;P2OUT = 0XFF; P3DIR = 0XF...
浅影月居 Microcontroller MCU
Intel interim CEO: Intel's commitment to China will not waver
According to the news on the morning of July 28th, Beijing time, Intel's interim CEO Bob Swan said that China will remain an important market for Intel. [/size][/font][/size][/font][/color][/align][al...
tlyl18108837711 Integrated technical exchanges
Find SAMSUNG S3C2440 development board
Looking for SAMSUNG S3C2440 development board, requiring support for wince5.0 system, preferably near Shenzhen, and able to provide face-to-face technical support services....
liwei3290 Embedded System
Survey on FPGA and CPLD Industry Usage
In which industry do you use FPGA and CPLD?...
eeleader FPGA/CPLD
How to align the characters of PCB component names
I have a basic question, as the title says. I am using AD9....
675452482 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 730  2899  1113  2503  1465  15  59  23  51  30 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号