EEWORLDEEWORLDEEWORLD

Part Number

Search

531FB100M000DG

Description
OSC XO 100.000MHZ LVPECL SMD
CategoryPassive components    oscillator   
File Size450KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

531FB100M000DG Online Shopping

Suppliers Part Number Price MOQ In stock  
531FB100M000DG - - View Buy Now

531FB100M000DG Overview

OSC XO 100.000MHZ LVPECL SMD

531FB100M000DG Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionDILCC6,.2
Reach Compliance Codecompliant
Other featuresTRAY
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Manufacturer's serial number531
Installation featuresSURFACE MOUNT
Number of terminals6
Maximum operating frequency945 MHz
Minimum operating frequency10 MHz
Nominal operating frequency100 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVDS
Package body materialPLASTIC/EPOXY
Encapsulate equivalent codeDILCC6,.2
physical size7.0mm x 5.0mm x 1.85mm
power supply2.5 V
Certification statusNot Qualified
longest rise time0.35 ns
Maximum slew rate98 mA
Maximum supply voltage2.75 V
Minimum supply voltage2.25 V
Nominal supply voltage2.5 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
S i 5 3 0 / 5 31
R
EVISION
D
C
R YS TA L
O
SCILLATOR
(XO) (10 M H
Z
Features
Available with any-rate output
frequencies from 10 MHz to 945 MHz
and select frequencies to 1.4 GHz
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
TO
1.4 GH
Z
)
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 7.
Applications
SONET/SDH
Networking
SD/HD video
Test and measurement
Clock and data recovery
FPGA/ASIC clock generation
Pin Assignments:
See page 6.
(Top View)
NC
OE
GND
1
2
3
6
5
4
V
DD
Description
The Si530/531 XO utilizes Silicon Laboratories’ advanced DSPLL circuitry
to provide a low jitter clock at high frequencies. The Si530/531 is available
with any-rate output frequency from 10 to 945 MHz and select frequencies to
1400 MHz. Unlike a traditional XO, where a different crystal is required for
each output frequency, the Si530/531 uses one fixed crystal to provide a
wide range of output frequencies. This IC based approach allows the crystal
resonator to provide exceptional frequency stability and reliability. In addition,
DSPLL clock synthesis provides superior supply noise rejection, simplifying
the task of generating low jitter clocks in noisy environments typically found in
communication systems. The Si530/531 IC based XO is factory configurable
for a wide variety of user specifications including frequency, supply voltage,
output format, and temperature stability. Specific configurations are factory
programmed at time of shipment, thereby eliminating long lead times
associated with custom oscillators.
®
CLK–
CLK+
Si530 (LVDS/LVPECL/CML)
OE
NC
GND
1
2
3
6
5
4
V
DD
Functional Block Diagram
V
DD
CLK– CLK+
NC
CLK
Si530 (CMOS)
Fixed
Frequency
XO
Any-rate
10–1400 MHz
DSPLL
®
Clock
Synthesis
OE
NC
GND
1
2
3
6
5
4
V
DD
CLK–
CLK+
Si531 (LVDS/LVPECL/CML)
OE
GND
Rev. 1.5 6/18
Copyright © 2018 by Silicon Laboratories
Si530/531
Infosys structure and IE video
In the DM365 video design provided by TI, because of the need to design an alarm plan, the array plan structure is expanded in the infosys structure, compiled, and placed in /opt/ipnc, the file system...
crxhbz1 Industrial Control Electronics
I would like to ask why the software made by WCE Application cannot drag the window under wince?
I would like to ask why the software made by WCE Application cannot drag the window under wince? Or is there any way to drag the window?...
mayingchen Embedded System
Recorded by TI and university professors - Lecture series on the basics of electronic circuits, welcome to watch!
[color=#000][font=微软雅黑][size=3]A practical and classic course, recorded by TI and university professors - a series of lectures on basic knowledge of electronic circuits, based on the basics and guided...
EEWORLD社区 TI Technology Forum
Help: What interface is used to connect the s3c44b0x to the dual-port ram?
This is my graduation project, and I would like to ask for advice on the connection between s3c44b0x and dual-port ram and the related drivers. Here, the data acquisition circuit mainly exchanges data...
sblly Embedded System
Recruiting senior electronic engineers (a digital medical equipment company in Suzhou Industrial Park)
[table][tr][td]A digital medical equipment company in Suzou Industrial Park is recruiting senior electronic engineers. The company's main business is to develop, produce and sell high-end X-ray imagin...
FPGA小牛 Recruitment
Sine Filters for Delta-Sigma ADCs
What exactly is a sine filter? And why is it so commonly used in delta-sigma ADCs? As I mentioned in my last blog post, the name “sine” comes from its frequency response, which is a function of sin(x)...
dontium Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2898  568  1289  652  899  59  12  26  14  19 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号