EEWORLDEEWORLDEEWORLD

Part Number

Search

514BBA001212BAGR

Description
OSC XO 10.0000MHZ LVDS SMD
CategoryPassive components   
File Size746KB,38 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

514BBA001212BAGR Online Shopping

Suppliers Part Number Price MOQ In stock  
514BBA001212BAGR - - View Buy Now

514BBA001212BAGR Overview

OSC XO 10.0000MHZ LVDS SMD

514BBA001212BAGR Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency10MHz
FunctionEnable/Disable (Reprogrammable)
outputLVDS
Voltage - Power2.97 V ~ 3.63 V
frequency stability±25ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)23mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.197" long x 0.126" wide (5.00mm x 3.20mm)
Si514
A
N Y
-F
REQUENCY
I
2
C P
R OG R A MM A B L E
X O ( 1 0 0 k H
Z
Features
TO
250 MH
Z
)
Programmable to any frequency
from 100 kHz to 250 MHz
0.026 ppb frequency tuning
resolution
Glitch suppression on OE, power
on and frequency transitions
Low jitter operation
2- to 4-week lead times
Total stability includes 10-year
aging
Comprehensive production test
coverage includes crystal ESR and
DLD
On-chip LDO for power supply
noise filtering
3.3, 2.5, or 1.8 V operation
Differential (LVPECL, LVDS,
HCSL) or CMOS output options
Optional integrated 1:2 CMOS
fanout buffer
Industry standard 5x7, 3.2x5, and
2.5x3.2 mm packages
–40 to 85
o
C operation
Si5602
5x7mm, 3.2x5mm
2.5x3.2mm
Ordering Information:
See page 28.
Applications
All-digital PLLs
DAC+ VCXO replacement
SONET/SDH/OTN
3G-SDI/HD-SDI/SDI
Pin Assignments:
See page 27.
Datacom
Industrial automation
FPGA/ASIC clock generation
FPGA synchronization
SDA
SCL
GND
1
2
3
6
5
4
V
DD
Description
The Si514 user-programmable I
2
C XO utilizes Silicon Laboratories' advanced PLL
technology to provide any frequency from 100 kHz to 250 MHz with programming
resolution of 0.026 parts per billion. The Si514 uses a single integrated crystal and
Silicon Labs’ proprietary DSPLL synthesizer to generate any frequency across this
range using simple I
2
C commands. Ultra-fine tuning resolution replaces DACs and
VCXOs with an all-digital PLL solution that improves performance where
synchronization is necessary or in free-running reference clock applications. This
solution provides superior supply noise rejection, simplifying low jitter clock
generation in noisy environments. Crystal ESR and DLD are individually
production-tested to guarantee performance and enhance reliability.
The Si514 is factory-configurable for a wide variety of user specifications, including
startup frequency, I
2
C address, supply voltage, output format, and stability. Specific
configurations are factory-programmed at time of shipment, eliminating long lead
times and non-recurring engineering charges associated with custom frequency
oscillators.
CLK–
CLK+
Functional Block Diagram
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si514
Errors in simulation?
I made 3 components myself. Their functions are check, latch and add. They are all successful when used separately. They can also be used together.However, when the output of check is connected to the...
clack411 FPGA/CPLD
DDR wiring requirements and winding equal length requirements in PCB design
This issue explains the DDR wiring requirements and equal length requirements in high-speed PCB design. Wiring requirements Data signal group: With the ground plane as a reference, provide a complete ...
板儿妹0517 PCB Design
Newbie looking for a guide
This is a completely unfamiliar development board. There is so much English that I can't complain....
972415444 Microcontroller MCU
[EEWORLD takes you DIY] Digital Oscilloscope V2.0 Progress Post (Updated on August 9)
Thanks to Altera for providing the debugging development board for DIY Oscilloscope V2.0 The first version of the oscilloscope used the ARM+CPLD+FIFO+AD architecture. Since the design was an amateur D...
EEWORLD社区 DIY/Open Source Hardware
How to eliminate the oscillation when mosfet is turned on and off
Can anyone tell me how to eliminate the oscillation when the mosfet is turned on and off? Thank you....
xiaoxia Power technology
Please help me see, STM32 SPI FLASH uses DMA, is it useful to just initialize DMA and enable DMA?
The program is as follows. I initialized DMA. In the main function, I am not sure whether to add SPI_FLASH_BufferWrite(Tx_Buffer, FLASH_WriteAddress, BufferSize); if I don't add it, nothing will show ...
墨染卿卿 stm32/stm8

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 2427  634  2766  2276  1967  49  13  56  46  40 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号