EEWORLDEEWORLDEEWORLD

Part Number

Search

550BD125M000DGR

Description
VCXO; DIFF/SE; SINGLE FREQ; 10-1
CategoryPassive components   
File Size458KB,15 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

550BD125M000DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
550BD125M000DGR - - View Buy Now

550BD125M000DGR Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550BD125M000DGR Parametric

Parameter NameAttribute value
typeVCXO
frequency125MHz
Functionenable/disable
outputLVDS
Voltage - Power3.3V
frequency stability±50ppm
Absolute pulling range (APR)±80ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)108mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
Si550
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10 MH
Z TO
1 . 4 G H
Z
Features
Available with any frequency from
10 to 945 MHz and select
frequencies to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance (0.5 ps)
3x better temperature stability than
SAW-based oscillators
Excellent PSRR performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 10.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 supports any
frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike
traditional VCXOs, where a different crystal is required for each output
frequency, the Si550 uses one fixed crystal to provide a wide range of output
frequencies. This IC-based approach allows the crystal resonator to provide
exceptional frequency stability and reliability. In addition, DSPLL clock
synthesis provides superior supply noise rejection, simplifying the task of
generating low-jitter clocks in noisy environments typically found in
communication systems. The Si550 IC-based VCXO is factory-configurable
for a wide variety of user specifications, including frequency, supply voltage,
output format, tuning slope, and temperature stability. Specific configurations
are factory programmed at time of shipment, thereby eliminating the long
lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
Fixed
Frequency
XO
Any-Frequency
10 MHz–1.4 GHz
DSPLL
®
Clock Synthesis
CLK+
CLK–
Vc
ADC
OE
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si550
[Silicon Labs BG22-EK4108A Bluetooth Development Evaluation] Development Environment Construction Step by Step
First of all, please prepare 7G of free space on your hard disk, otherwise the installation may not be successful. 1. Go to the Silicon Labs website to download the SS5 installation package and instal...
darkblue086 Development Kits Review Area
【New Year, New Plan】2018 Flags
[size=5]Set some goals for myself in 2018 1. In the 7th year of work, I will make some technical breakthroughs and find the understanding that suits me. 2. Continue my marathon journey and exceed 2500...
mzb2012 Talking
What level of circuits should consider EMC?
[b]What level of circuits should be considered for EMC? [/b] eeworldpostqq...
提拉米苏 Analog electronics
EEWORLD University - Lecture on Basic Knowledge of Electronic Circuits 1.2.2 Inductance
Electronic Circuit Basics Lecture 1.2.2 Inductor : https://training.eeworld.com.cn/course/3821...
hi5 Power technology
Mechanical drawings made with Altium
Make an encoder bracket for the racing car. Use Altium Designer to draw the outline directly, and then heat transfer it to the PCB board. I have no money, so I can only do it this way....
霖霖霖 PCB Design
Signal Generator and DA Conversion FPGA Case Tutorial
Signal Generator and DA Conversion FPGA Case Tutorial...
mdy-吴伟杰 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 229  1540  1774  1077  1158  5  31  36  22  24 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号