EEWORLDEEWORLDEEWORLD

Part Number

Search

550BB122M880DG

Description
VCXO; DIFF/SE; SINGLE FREQ; 10-1
CategoryPassive components   
File Size458KB,15 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

550BB122M880DG Online Shopping

Suppliers Part Number Price MOQ In stock  
550BB122M880DG - - View Buy Now

550BB122M880DG Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550BB122M880DG Parametric

Parameter NameAttribute value
typeVCXO
frequency122.88MHz
Functionenable/disable
outputLVDS
Voltage - Power3.3V
frequency stability±100ppm
Absolute pulling range (APR)±30ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)108mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
Si550
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10 MH
Z TO
1 . 4 G H
Z
Features
Available with any frequency from
10 to 945 MHz and select
frequencies to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance (0.5 ps)
3x better temperature stability than
SAW-based oscillators
Excellent PSRR performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 10.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 supports any
frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike
traditional VCXOs, where a different crystal is required for each output
frequency, the Si550 uses one fixed crystal to provide a wide range of output
frequencies. This IC-based approach allows the crystal resonator to provide
exceptional frequency stability and reliability. In addition, DSPLL clock
synthesis provides superior supply noise rejection, simplifying the task of
generating low-jitter clocks in noisy environments typically found in
communication systems. The Si550 IC-based VCXO is factory-configurable
for a wide variety of user specifications, including frequency, supply voltage,
output format, tuning slope, and temperature stability. Specific configurations
are factory programmed at time of shipment, thereby eliminating the long
lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
Fixed
Frequency
XO
Any-Frequency
10 MHz–1.4 GHz
DSPLL
®
Clock Synthesis
CLK+
CLK–
Vc
ADC
OE
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si550
EEWORLD community wishes all the participating friends a great success~~
The competition is about to begin. [size=5][b]EEWORLD community wishes all the friends participating in the forum to relax and achieve good results. [/b][/size] If you have any questions, you are welc...
soso Electronics Design Contest
Bluetooth Protocol
I was also looking for Bluetooth protocols some time ago. I found some of them, but they seemed very difficult and I slowly digested them....
Fred_1977 Download Centre
I encountered a problem when testing the CAN communication isolation chip a few days ago. I hope you can give me some advice.
The question is quite long, so I wrote it in the Word attachment, and also attached the chip specification. I think it might be caused by the incorrect input level range of CAN communication....
西里古1992 Analog electronics
BBB spectrum analyzer experience sharing: waveform zooming
[i=s]This post was last edited by airqj on 2014-7-20 22:31[/i] Because the screen of my board cannot be touched, I can only use the mouse to do some simple control (you should all know that my hardwar...
airqj DSP and ARM Processors
The client developed under EVC communicates with the server developed on the PC
I want to develop a client on a PDA to communicate with a PC server through a wireless network. The communication uses socket communication, but since the client and the server are not developed on th...
梦想之家 Embedded System
About software waiting
I have a problem. If the value of SWWSR for software waiting for external memory is set to greater than 2, CCS will report an error:"Trouble Halting Target CPU: Timeout on Target Processor". After tha...
zhaofengxiao Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 233  1273  1728  1747  1918  5  26  35  36  39 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号