EEWORLDEEWORLDEEWORLD

Part Number

Search

74LV273DB,112

Description
Flip Flop D-Type Bus Interface Pos-Edge 1-Element Automotive 20-Pin SSOP Bulk
File Size121KB,12 Pages
ManufacturerNXP
Websitehttps://www.nxp.com
Environmental Compliance
Download Datasheet Parametric View All

74LV273DB,112 Overview

Flip Flop D-Type Bus Interface Pos-Edge 1-Element Automotive 20-Pin SSOP Bulk

74LV273DB,112 Parametric

Parameter NameAttribute value
ECCN (US)EAR99
Logic FamilyLV
Logic FunctionD-Type Bus Interface
Number of Channels per Chip8
Number of Elements per Chip1
Number of Element Inputs8
Number of Element Outputs8
Bus HoldNo
Set/ResetMaster Reset
PolarityNon-Inverting
Triggering TypePositive-Edge
Maximum Propagation Delay Time @ Maximum CL (ns)75(Typ)@1.2V|26(Typ)@2V|19(Typ)@2.7V|14(Typ)@3.3V
Absolute Propagation Delay Time (ns)56
Process TechnologyCMOS
Input Signal TypeSingle-Ended
Maximum Low Level Output Current (mA)12
Maximum High Level Output Current (mA)-12
Minimum Operating Supply Voltage (V)1
Typical Operating Supply Voltage (V)3.3
Maximum Operating Supply Voltage (V)5.5
Maximum Quiescent Current (mA)0.16
Propagation Delay Test Condition (pF)50
Minimum Operating Temperature (°C)-40
Maximum Operating Temperature (°C)125
PackagingBulk
Supplier PackageSSOP
Pin Count20
MountingSurface Mount
Package Height1.8(Max)
Package Length7.4(Max)
Package Width5.4(Max)
PCB changed20
INTEGRATED CIRCUITS
74LV273
Octal D-type flip-flop with reset;
positive-edge trigger
Product specification
Supersedes data of 1997 Apr 07
IC24 Data Handbook
1998 May 29
Philips
Semiconductors
Equivalent circuit diagram of analog filter
Can the analog filters we often talk about be equivalent to series or parallel circuits of capacitors and inductors?...
secondlife110 RF/Wirelessly
How to stop WINCE from booting?
I got a board from my friend. There is already a program on his board. The program runs automatically as soon as the computer is turned on, and runs in full screen. I can't exit the program no matter ...
神童一休 Embedded System
Xilinx FPGA Design Advanced (Advanced Edition)
...
至芯科技FPGA大牛 FPGA/CPLD
About the update of Verilog state machine
I have just started to learn FPGA, and I would like to ask a question about state machine from Verilog master. A common way to write state machine in Verilog is always @(posedge clk, negedge reset) be...
liluchang1993 FPGA/CPLD
A fresh start
[i=s]This post was last edited by paulhyde on 2014-9-15 04:11[/i] [i=s]This post was last edited by paulhyde on 2014-9-15 04:11[/i] Come on!...
琴箫雨霁 Electronics Design Contest
Iar compilation problem
When compiling a project with iar,appears. What is the reason?...
蓦然回首qbb ARM Technology

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 1134  164  579  2309  114  23  4  12  47  3 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号