EEWORLDEEWORLDEEWORLD

Part Number

Search

570ABA000112DG

Description
OSC XO 10.0000MHZ LVPECL SMD
CategoryPassive components    oscillator   
File Size562KB,36 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance
Download Datasheet Parametric View All

570ABA000112DG Online Shopping

Suppliers Part Number Price MOQ In stock  
570ABA000112DG - - View Buy Now

570ABA000112DG Overview

OSC XO 10.0000MHZ LVPECL SMD

570ABA000112DG Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
MakerSilicon Laboratories Inc
package instructionLCC8,.2X.28,100
Reach Compliance Codecompliant
Installation featuresSURFACE MOUNT
Number of terminals8
Maximum operating frequency1417.5 MHz
Minimum operating frequency10 MHz
Nominal operating frequency1417.5 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialCERAMIC
Encapsulate equivalent codeLCC8,.2X.28,100
power supply3.3 V
Certification statusNot Qualified
Maximum slew rate130 mA
Nominal supply voltage3.3 V
surface mountYES
Base Number Matches1
Si 5 7 0 / S i 5 7 1
10 MH
Z
Features
TO
1.4 G H
Z
I
2
C P
ROGRAMMABLE
XO/VCXO
Any programmable output
frequencies from 10 to 945 MHz and
select frequencies to 1.4 GHz
I
2
C serial interface
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available LVPECL, CMOS,
LVDS, and CML outputs
Industry-standard 5x7 mm
package
Pb-free/RoHS-compliant
1.8, 2.5, or 3.3 V supply
Si5602
Applications
Ordering Information:
SONET/SDH
xDSL
10 GbE LAN/WAN
ATE
High performance
instrumentation
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 31.
Pin Assignments:
See page 30.
(Top View)
SDA
7
NC
1
6
V
DD
Description
The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-
programmable to any output frequency from 10 to 945 MHz and select frequencies
to 1400 MHz with <1 ppb resolution. The device is programmed via an I
2
C serial
interface. Unlike traditional XO/VCXOs where a different crystal is required for
each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL
clock synthesis IC to provide any-frequency operation. This IC-based approach
allows the crystal resonator to provide exceptional frequency stability and
reliability. In addition, DSPLL clock synthesis provides superior supply noise
rejection, simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems.
OE
2
5
CLK–
GND
3
8
SCL
4
CLK+
Functional Block Diagram
V
DD
CLK-
CLK+
Si570
SDA
7
OE
Fixed
Frequency
XO
10-1400 MHz
DSPLL Clock
Synthesis
V
C
1
6
V
DD
SDA
SCL
OE
2
5
CLK–
Si571 only
ADC
GND
3
8
SCL
4
CLK+
GND
V
C
Si571
Si570/Si571
Rev. 1.6 6/18
Copyright © 2018 by Silicon Laboratories
How should bandwidth and gain be allocated when amplifiers are cascaded?
How are the bandwidth and gain distributed when the amplifiers are cascaded? Gain-bandwidth product = bandwidth x gain, so does the amplification factor of each stage affect each other? eeworldpostqq...
瓷娃娃 Analog electronics
Modelsim and Quatus II co-simulation
There is a problem with the joint simulation of ModelSim and Quatus II, but there is no problem with using ModelSim alone. ModelSim has been cracked, but there is a license problem when doing joint si...
luooove FPGA/CPLD
EEWORLD大学堂----Modern Robotics: Mechanics, Planning, and Control
Modern Robotics: Mechanics, Planning, and Control:https://training.eeworld.com.cn/course/5166The most important concepts in modern robotics. A study of the kinematics, dynamics, motion planning, and c...
木犯001号 Industrial Control Electronics
[FPGA Open Source Tutorial Series] Chapter 18 Linear Sequence Machine and TLV5144 Driver Design
[align=center][color=#000][size=15px][b][size=6]Linear Sequence Machine and TLV5144 Driver Design[/size][/b][/size][/color][/align] [align=center][color=#000][size=15px][flash=500,375]https://imgcache...
芯航线跑堂 FPGA/CPLD
Import AD13 into ORCAD
A colleague of mine drew a schematic in ORCAD and asked me to help him look at it. After importing it into AD13, the component numbers are gone, as shown in the figure below. Does anyone know what the...
顺手牵→猪 PCB Design

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 101  2193  915  1468  727  3  45  19  30  15 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号