EEWORLDEEWORLDEEWORLD

Part Number

Search

570ABA000282DG

Description
OSC XO 10.0000MHZ LVPECL SMD
CategoryPassive components   
File Size562KB,36 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

570ABA000282DG Online Shopping

Suppliers Part Number Price MOQ In stock  
570ABA000282DG - - View Buy Now

570ABA000282DG Overview

OSC XO 10.0000MHZ LVPECL SMD

570ABA000282DG Parametric

Parameter NameAttribute value
typeXO (Standard)
frequency10MHz
FunctionEnable/Disable (Reprogrammable)
outputLVPECL
Voltage - Power2.97 V ~ 3.63 V
frequency stability±20ppm
Absolute pulling range (APR)-
Operating temperature-40°C ~ 85°C
Current - Power (maximum)130mA
grade-
Installation typesurface mount
Package/casing8-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Si 5 7 0 / S i 5 7 1
10 MH
Z
Features
TO
1.4 G H
Z
I
2
C P
ROGRAMMABLE
XO/VCXO
Any programmable output
frequencies from 10 to 945 MHz and
select frequencies to 1.4 GHz
I
2
C serial interface
3rd generation DSPLL
®
with superior
jitter performance
3x better frequency stability than
SAW-based oscillators
Internal fixed crystal frequency
ensures high reliability and low
aging
Available LVPECL, CMOS,
LVDS, and CML outputs
Industry-standard 5x7 mm
package
Pb-free/RoHS-compliant
1.8, 2.5, or 3.3 V supply
Si5602
Applications
Ordering Information:
SONET/SDH
xDSL
10 GbE LAN/WAN
ATE
High performance
instrumentation
Low-jitter clock generation
Optical modules
Clock and data recovery
See page 31.
Pin Assignments:
See page 30.
(Top View)
SDA
7
NC
1
6
V
DD
Description
The Si570 XO/Si571 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to provide a low-jitter clock at any frequency. The Si570/Si571 are user-
programmable to any output frequency from 10 to 945 MHz and select frequencies
to 1400 MHz with <1 ppb resolution. The device is programmed via an I
2
C serial
interface. Unlike traditional XO/VCXOs where a different crystal is required for
each output frequency, the Si57x uses one fixed-frequency crystal and a DSPLL
clock synthesis IC to provide any-frequency operation. This IC-based approach
allows the crystal resonator to provide exceptional frequency stability and
reliability. In addition, DSPLL clock synthesis provides superior supply noise
rejection, simplifying the task of generating low-jitter clocks in noisy environments
typically found in communication systems.
OE
2
5
CLK–
GND
3
8
SCL
4
CLK+
Functional Block Diagram
V
DD
CLK-
CLK+
Si570
SDA
7
OE
Fixed
Frequency
XO
10-1400 MHz
DSPLL Clock
Synthesis
V
C
1
6
V
DD
SDA
SCL
OE
2
5
CLK–
Si571 only
ADC
GND
3
8
SCL
4
CLK+
GND
V
C
Si571
Si570/Si571
Rev. 1.6 6/18
Copyright © 2018 by Silicon Laboratories
The sine wave output by OP37 as a follower is composed of many small sine waves.
As the title says, the follower circuit is very simple. The frequency I use is not high, 1V VPP, 2KHZ. Why is the output sine wave of poor quality? I enlarged the waveform and found that it is compose...
扶摇- Analog electronics
A batch of STM32F103RBT6 10 packages in stock
[i=s]This post was last edited by horsway on 2021-11-25 10:22[/i]Model: STM32F103RBT6Brand: STPackage: LQFP-64_10x10x05PPacking: 960/packMain frequency (MAX) 72MHzOperating voltage 2V~3.6VRAM size 20K...
horsway Buy&Sell
Shaanxi Yanggong C8051F MCU Blog
Mobile phone: 13002928013 http://c8051fmcu.blog.sohu.com...
killer302vs Embedded System
【LPC54100】+MPU6050 IIC bus simulation program design
[align=left]对于LPC54102的IIC驱动还需要好好研究下,现在先使用io模拟IIC来测试MPU6050.[/align] [align=left][align=left][/align][align=left]#define SET_SCL_OUTPUTChip_GPIO_SetPinDIROutput(LPC_GPIO,0, 23)[/align][align=left]#def...
youzizhile NXP MCU
Lithium battery charging system solution based on MC9S08LL16/8
1. Introduction to lithium batteries: 1. Overview of lithium batteries: Lithium batteries are a type of battery that uses lithium metal or lithium alloy as the negative electrode material and uses a n...
wkj Industrial Control Electronics
[Xiaomeige SoC] Generate preloader under win10 and report Failed to open gdrive/…/uboot-socfpga.tar.gz
[i=s]This post was last edited by Xiao Mei Ge on 2019-1-29 11:27[/i] When netizens who develop SoC follow Xiao Mei Ge's SoC development tutorial to develop SoC under Win10, they often encounter the pr...
小梅哥 FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 523  1209  1321  1880  2227  11  25  27  38  45 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号