EEWORLDEEWORLDEEWORLD

Part Number

Search

550AF153M600DGR

Description
VCXO; DIFF/SE; SINGLE FREQ; 10-1
CategoryPassive components   
File Size458KB,15 Pages
ManufacturerSilicon Laboratories Inc
Download Datasheet Parametric View All

550AF153M600DGR Online Shopping

Suppliers Part Number Price MOQ In stock  
550AF153M600DGR - - View Buy Now

550AF153M600DGR Overview

VCXO; DIFF/SE; SINGLE FREQ; 10-1

550AF153M600DGR Parametric

Parameter NameAttribute value
typeVCXO
frequency153.6MHz
Functionenable/disable
outputLVPECL
Voltage - Power3.3V
frequency stability±50ppm
Absolute pulling range (APR)±100ppm
Operating temperature-40°C ~ 85°C
Current - Power (maximum)130mA
grade-
Installation typesurface mount
Package/casing6-SMD, no leads
size/dimensions0.276" long x 0.197" wide (7.00mm x 5.00mm)
Height - Installation (maximum)0.071"(1.80mm)
Current - Power (disabled) (maximum)75mA
Si550
R
EVISION
D
V
O L TAG E
- C
ONTR OLLED
C
RYSTAL
O
S C I L L A T O R
(VCXO)
10 MH
Z TO
1 . 4 G H
Z
Features
Available with any frequency from
10 to 945 MHz and select
frequencies to 1.4 GHz
3rd generation DSPLL
®
with
superior jitter performance (0.5 ps)
3x better temperature stability than
SAW-based oscillators
Excellent PSRR performance
Internal fixed crystal frequency
ensures high reliability and low
aging
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
Si5602
Ordering Information:
See page 10.
Applications
SONET/SDH
xDSL
10 GbE LAN/WAN
Low-jitter clock generation
Optical modules
Clock and data recovery
Pin Assignments:
See page 9.
(Top View)
V
C
1
2
3
6
5
4
V
DD
Description
The Si550 VCXO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry to
provide a low-jitter clock at high frequencies. The Si550 supports any
frequency from 10 to 945 MHz and select frequencies to 1417 MHz. Unlike
traditional VCXOs, where a different crystal is required for each output
frequency, the Si550 uses one fixed crystal to provide a wide range of output
frequencies. This IC-based approach allows the crystal resonator to provide
exceptional frequency stability and reliability. In addition, DSPLL clock
synthesis provides superior supply noise rejection, simplifying the task of
generating low-jitter clocks in noisy environments typically found in
communication systems. The Si550 IC-based VCXO is factory-configurable
for a wide variety of user specifications, including frequency, supply voltage,
output format, tuning slope, and temperature stability. Specific configurations
are factory programmed at time of shipment, thereby eliminating the long
lead times associated with custom oscillators.
OE
GND
CLK–
CLK+
Functional Block Diagram
V
DD
Fixed
Frequency
XO
Any-Frequency
10 MHz–1.4 GHz
DSPLL
®
Clock Synthesis
CLK+
CLK–
Vc
ADC
OE
GND
Rev. 1.2 6/18
Copyright © 2018 by Silicon Laboratories
Si550
The company's stock price has been strong, and a spam article was posted to celebrate
In the past month, it has increased from 20 yuan to 24.5 yuan....
richiefang Talking
Antique surveillance camera
It detects vibration or other acceleration, and then automatically sends a text message to the owner on the phone to remind him. Or if there is abnormal movement such as loss, it can also send a text ...
JFET Wireless Connectivity
TMS320F2802 series PWM output
I have a question for you guys. Can the PWM output pin of TMS320F2802 series directly output voltage? Is an external integrator circuit needed for conversion?...
kelywu MCU
When will the gifts redeemed from TI Mall be shipped?
When will the gifts redeemed from TI Mall be shipped?...
EricCheng Talking
What is the minimum high level value of DSP (reset circuit)?
I read in the manual that the minimum high level of DSP is 2.4V. Is it the same for the reset signal XRS? If you design an RC reset circuit, with the upper resistor connected to 3.3V and the series ca...
安_然 DSP and ARM Processors
Some student entries in the XILNX Cup National College Innovation Competition (2)
WCDMA Digital Frequency Domain Interference Canceller-Beijing University of Posts and Telecommunications...
songbo FPGA/CPLD

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Robot
development
community

Index Files: 254  1338  235  797  686  6  27  5  17  14 
Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2026 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号